A brief introduction to EDA systems Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

Slides:

Advertisements

Similar presentations

SOC Design: From System to Transistor

Advertisements

Module 3 : Boolean Algebras, Expressions, & Functions Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

Module 5 : Component Libraries Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

EDP Trends in AMS Design Methodology or Analog Design Flow, an Oxymoron ? Gary Smith Chief Analyst EDA Gartner Dataquest.

Some examples Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

The Design Process Outline Goal Reading Design Domain Design Flow

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

~ EDA lab ~ Interconnect Verification for SOC Jing-Yang Jou Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.

An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.

CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.

Digital System Design Verilog ® HDL Maziar Goudarzi.

Foundation and XACTstepTM Software

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.

Logic level sequential blocks Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

J.M. Karam President & CEO MEMSCAP Phone: Fax:

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

© Virtual University of Pakistan. In the name of Allah.

© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.

Labs Practicing in Design of Combinational Networks and FSM with Concurrent Error Detection Tatjana Stanković, Goran Djordjević, Mile Stojčev 2075 Microprocessor.

ON LINE TEST GENERATION AND ANALYSIS R. Šeinauskas Kaunas University of Technology LITHUANIA.

RT level combinational blocks Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

MEMSCAP/Mentor Graphics MEMS Solution: A Partnership Model Major Features: Mixed Technology Solution MEMS Intellectual Properties Access to MEMSCAP expertise.

Geometric interpretation & Cubes Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

An Introduction to Digital Systems Simulation Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

Teaching VLSI Design Considering Future Industrial Requirements Matthias Hanke

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Approaches to design entry Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

Digital networks classification Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

COE 405 Design and Modeling of Digital Systems

ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

Lecture #2 Page 1 ECE 4110– Sequential Logic Design Lecture #2 Agenda 1.Logic Design Tools Announcements 1.n/a.

Karnaugh map covering Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

1 ALF IEEE kickoff meeting February 20, 2001 Prepared by Wolfgang Roethig

Basic Boolean Functions Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)

Rational Unified Process Fundamentals Module 7: Process for e-Business Development Rational Unified Process Fundamentals Module 7: Process for e-Business.

Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

Digital System Design Verilog ® HDL Introduction to Synthesis: Concepts and Flow Maziar Goudarzi.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

Verification Technologies IBM Haifa Labs Formal Specification Using Sugar 2.0 Cindy Eisner September 2002.

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

A new GreatSPN GUI for GSPN editing and CSL TA model checking Tool presentation Elvio G. Amparore UNIVERSITÀ DEGLI STUDI DI TORINO.

Introduction Digital Computer Design Instructor: Kasım Sinan YILDIRIM.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

Ready to Use Programmable Logic Design Solutions.

© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU CORE Generator System.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

ECE 2110: Introduction to Digital Systems Introduction (Contd.)

1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

The New Generation of CAD Tools

ASIC Design Methodology

Lab 0: Familiarization with Equipment and Software

Digital System Design An Introduction to Verilog® HDL

Teaching Functional Verification – Course Organization

HIGH LEVEL SYNTHESIS.

© Virtual University of Pakistan

Design Service Heung-Joon Park Director Design Support.

H a r d w a r e M o d e l i n g O v e r v i e w

Presentation transcript:

A brief introduction to EDA systems Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA) Lecture 2.3

2 2.3 Goal  This lecture briefly introduces Electronic Design Automation (EDA) systems.

3 2.3 Prerequisites  Lecture # 2.2

4 2.3 Homework  Students are warmly invited to visit the home pages of major EDA system vendors, such as:  Mentor Graphics ® at:  synopsys ® at:  LogicVision ® at:  Avant! ® at:

5 2.3 Further readings  No particular suggestion

6 2.3 “If some one gave me eight hours to cut a tree, … … I would spend six hours sharpening the axe!” [Abraham Lincoln]

7 2.3 EDA Systems An Electronic Design Automation (EDA) system is a collection of integrated tools to support the overall product life-cycle.

8 2.3 EDA Systems An Electronic Design Automation (EDA) system is a collection of integrated tools to support the overall product life-cycle.

9 2.3 EDA Systems An Electronic Design Automation (EDA) system is a collection of integrated tools to support the overall product life-cycle.

EDA Systems An Electronic Design Automation (EDA) system is a collection of integrated tools to support the overall product life-cycle.

Design / Synthesis

Design / Synthesis Validation & Verification Validation & Verification

Design / Synthesis Validation & Verification Validation & Verification Manufacturing Manufacturing

Design / Synthesis Validation & Verification Validation & Verification Manufacturing Manufacturing Testing Testing

Design entry Verification & Validation AutomaticSynthesis Testsupport PhysicaldesignProductionsupport Libraries Design Data Base Basic structure of EDA systems

The Design Database  Is the kernel of the EDA system  Interfaces a large variety of different tools  Collects all the needed information items. Design Data Base

Libraries  Collection of modules and/or blocks, available in the different design phases

Libraries  Collection of modules and/or blocks, available in the different design phases  Provided by the Silicon Foundries via the EDA vendors

Design entry Schematic editors HDL compilers Design Data Base Design entry

Verification & Validation Simulators Formal verification tools Model checkers Verification & Validation Design rule checkers Design Data Base

Automatic Synthesis Low level synthesis RT level synthesis Logic level synthesis High level synthesis Automatic Synthesis Design Data Base

Physical Design Floor planners Design rule checkers Placers & routers Symbolic layout tools Physical design Design Data Base

Testing support Test pattern generators Fault simulators ATE interfaces Fault manager Testing support Design Data Base

A little bit of history Physical layout tools(Calma, Applicon) 1980Schematic editors(Daisy, Mentor, Valid) 1985Behavioral simulation(Gateway) 1988Automated synthesis(synopsys) 1992Test automation(Sunrise)

Testsupport PhysicaldesignProductionsupport Libraries Design Data Base EDA system structure for this course Design entry HDL compilers Automatic Synthesis RT level synthesis Verification & Validation Simulators