Axel Jantsch 1 Networks on Chip A Paradigm Change ? Axel Jantsch Laboratory of Electronics and Computer Systems, Royal Institute of Technology, Stockholm.

Slides:

Advertisements

Similar presentations

Mafijul Islam, PhD Software Systems, Electrical and Embedded Systems Advanced Technology & Research Research Issues in Computing Systems: An Automotive.

Advertisements

Operating System.

System-level Trade-off of Networks-on-Chip Architecture Choices Network-on-Chip System-on-Chip Group, CSE-IMM, DTU.

Software Construction

1 Software & Grid Middleware for Tier 2 Centers Rob Gardner Indiana University DOE/NSF Review of U.S. ATLAS and CMS Computing Projects Brookhaven National.

DELOS Network of Excellence on Digital Libraries WP1 Digital Library Architectures - From JPA1 to JPA2 to JPA3 - Hans-Jörg Schek UMIT

Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Network based System on Chip Performed by: Medvedev Alexey Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.

Network based System on Chip Students: Medvedev Alexey Shimon Ofir Supervisor: Walter Isaschar (Zigmond) Winter-Spring 2006.

Software Engineering and Middleware: a Roadmap by Wolfgang Emmerich Ebru Dincel Sahitya Gupta.

In-Band Flow Establishment for End-to-End QoS in RDRN Saravanan Radhakrishnan.

CprE 458/558: Real-Time Systems

Polaris Financial Technologies Welcomes the members of Hyderabad chapter for the 2nd event on 4 th July 14 held by PACE (The Testing Practice)

MultiPARTES Towards Model-Driven Engineering for Mixed- Criticality Systems: MultiPARTES Approach A. Alonso, C. Jouvray, S. Trujillo, M.A. de Miguel, C.

C OLUMBIA U NIVERSITY Lightwave Research Laboratory Embedding Real-Time Substrate Measurements for Cross-Layer Communications Caroline Lai, Franz Fidler,

©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 18 Slide 1 Software Reuse 2.

Efficient Hardware dependant Software (HdS) Generation using SW Development Platforms Frédéric ROUSSEAU CASTNESS‘07 Computer Architectures and Software.

Self-Organizing Adaptive Networks Hari Balakrishnan MIT Laboratory for Computer Science

International Master of Science Program in System-on-Chip (SoC) Design at KTH SoC Masters Axel Jantsch Royal Institute of.

4.x Performance Technology drivers – Exascale systems will consist of complex configurations with a huge number of potentially heterogeneous components.

Operating System. Architecture of Computer System Hardware Operating System (OS) Programming Language (e.g. PASCAL) Application Programs (e.g. WORD, EXCEL)

An approach to Intelligent Information Fusion in Sensor Saturated Urban Environments Charalampos Doulaverakis Centre for Research and Technology Hellas.

Tufts Wireless Laboratory School Of Engineering Tufts University “Network QoS Management in Cyber-Physical Systems” Nicole Ng 9/16/20151 by Feng Xia, Longhua.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Fault-tolerant Multicore System on Network-on-Chip Presenter: Parhelia.

Priority Research Direction (use one slide for each) Key challenges -Fault understanding (RAS), modeling, prediction -Fault isolation/confinement + local.

Software Architecture Framework for Ubiquitous Computing Divya ChanneGowda Athrey Joshi.

Active Monitoring in GRID environments using Mobile Agent technology Orazio Tomarchio Andrea Calvagna Dipartimento di Ingegneria Informatica e delle Telecomunicazioni.

Juha-Pekka Soininen Systems on Chip Workshop Villach, Austria, Part V: A NOC Design Methodology Juha-Pekka Soininen VTT Electronics Oulu, Finland.

Chapter 17 - Internetworking: Concepts, Architecture, and Protocols 1. Internetworking concepts 2. Router 3. protocol for internetworking 4. TCP/ IP layering.

KTH/LECS/ Li-Rong Zheng1 Course Number 2B1457 Special Topics in System-on-Chip (4CU/6ECTS) Networks-on-a-Chip Course Number for Graduate Students (2B5476)

Real-Time Operating Systems for Embedded Computing 李姿宜 R ,06,10.

Network-on-Chip Energy-Efficient Design Techniques for Interconnects Suhail Basit.

Networks Of Mobile Arbitrary Devices (NOMADs) Miroslaw Malek Humboldt-University Berlin, Germany

1 4/23/2007 Introduction to Grid computing Sunil Avutu Graduate Student Dept.of Computer Science.

CONTI'20041 Event Management in Distributed Control Systems Gheorghe Sebestyen Technical University of Cluj-Napoca Computers Department.

Network on Chip - Architectures and Design Methodology Natt Thepayasuwan Rohit Pai.

Introduction to CORBA University of Mazandran Science & Tecnology By : Esmaill Khanlarpour January

Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.

TTCN-3 MOST Challenges Maria Teodorescu

1 Computing Challenges for the Square Kilometre Array Mathai Joseph & Harrick Vin Tata Research Development & Design Centre Pune, India CHEP Mumbai 16.

Axel Jantsch 1 NOCARC Network on Chip Architecture KTH, VTT Nokia, Ericsson, Spirea TEKES, Vinnova.

Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.

1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.

Design and Implementation of Spacecraft Avionics Software Architecture based on Spacecraft Onboard Interface Services and Packet Utilization Standard Beijing.

Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich

By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.

SelfCon Foil no 1 Variability in Self-Adaptive Systems.

Royal Institute of Technology System Specification Fundamentals Axel Jantsch, Royal Institute of Technology Stockholm, Sweden.

Real-Time Systems, Events, Triggers. Real-Time Systems A system that has operational deadlines from event to system response A system whose correctness.

GRID ANATOMY Advanced Computing Concepts – Dr. Emmanuel Pilli.

E-COMMERCE & MOBILE COMPUTING. On Technicals… Considerations for evaluating platform Ecommerce Applications Development Process Integration Options Middlewares.

Towards a Framework to Evaluate Performance of the NoCs Mahmoud Moadeli University of Glasgow.

System on a Programmable Chip (System on a Reprogrammable Chip)

System Software Laboratory Databases and the Grid by Paul Watson University of Newcastle Grid Computing: Making the Global Infrastructure a Reality June.

Computer Networking A Top-Down Approach Featuring the Internet Introduction Jaypee Institute of Information Technology.

A seminar Presentation on NETWORK- ON- CHIP ARCHITECTURE EXPLORATION FRAMEWORK Under the supervision of Presented by Mr.G.Naresh,M.Tech., V.Sairamya Asst.

Chapter 1 Characterization of Distributed Systems

System-on-Chip Design

Selected ICT-based Wide-Area Monitoring Protection and Control Systems (WAMPAC) applications

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

Design and Implementation of Spacecraft Avionics Software Architecture based on Spacecraft Onboard Interface Services and Packet Utilization Standard Beijing.

On-Time Network On-chip

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Opnet Simulator Project

A High Performance SoC: PkunityTM

Computer Networking A Top-Down Approach Featuring the Internet

Presentation transcript:

Axel Jantsch 1 Networks on Chip A Paradigm Change ? Axel Jantsch Laboratory of Electronics and Computer Systems, Royal Institute of Technology, Stockholm

Axel Jantsch 2 SoCWare Day November 13, 2002 Challange: How do we organize a chip with one or several billion of transistors?

Axel Jantsch 3 SoCWare Day November 13, 2002 Why can’t we just continue? Trends and Challenges  Deep submicron effects  Communication versus Computation  Global synchrony  Design productivity gap  Heterogeneity of functions

Axel Jantsch 4 SoCWare Day November 13, 2002 Arbitrary Composability  Given: Set of components C and combinators O  A1, A2 : assamblages of components  B is a component  ( C,O ) is arbitrarily compasable if A1 + B => A2 can be done with effort independent of size ( A1 ) A1 + => A2 B

Axel Jantsch 5 SoCWare Day November 13, 2002 Network on Chip

Axel Jantsch 6 SoCWare Day November 13, 2002 What is a NoC based Platform? A Platform is defined by  (A) the communication infra-structure from the physical level to the application level;  (B) the provided services (e.g. load balancing, power management, fault-tolerance, resource allocation, task scheduling, external I/O, etc.);  (C) the design methodology mapping and implementing applications to the platform.

Axel Jantsch 7 SoCWare Day November 13, 2002 How does a NoC Platform help?  Reuse  Predictability

Axel Jantsch 8 SoCWare Day November 13, 2002 Reuse  Components and resources  Communication infra-structure  Reuse of the physical design  Lower level communication services  Higher level communication services  Network services (operating system and middleware)  Application parts and features  Design, simulation and prototype environment  Verification effort

Axel Jantsch 9 SoCWare Day November 13, 2002 Predictability  Communication performance  Electrical properties  Design and verification time

Axel Jantsch 10 SoCWare Day November 13, 2002 The price we pay Less optimal products

Axel Jantsch 11 SoCWare Day November 13, 2002 Development of NOC based systems BACKBONE PLATFORMS SYSTEMS Baseband platform Database platform Multimedia platform High-perforrmance communication systems High-capacity communication systems Virtual reality games Entertainment devices Personal assistant Data collection systems

Axel Jantsch 12 SoCWare Day November 13, 2002 A NoC Platform Based Design Process  Configuring the platform  Selecting resources  Reuse of features  Evaluation and integration

Axel Jantsch 13 SoCWare Day November 13, 2002 Conclusion  Arbitrary composability at physical, architectural, and application level is necessary  If NoC can deliver that it will significantly change design and architecture of SoCs

Axel Jantsch 14 SoCWare Day November 13, 2002 Status of Research at KTH  Definition of the protocol stack up to the transport layer  Design of a buffer-less switch and a hot-potato routing technique  NoC simulator  Fault model and error handling scheme  Development of a quasy-sycnhronous clocking scheme  Development of a NoC Assamble Language