Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.

Slides:



Advertisements
Similar presentations
Data Communications and Networking
Advertisements

A Novel 3D Layer-Multiplexed On-Chip Network
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011.
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
Towards Virtual Routers as a Service 6th GI/ITG KuVS Workshop on “Future Internet” November 22, 2010 Hannover Zdravko Bozakov.
King Fahd University of Petroleum and Minerals CCSE – COESOC 2006 – Tampere, Nov. 2006Abdelhafid Bouhraoua A High Throughput Network-on-Chip Architecture.
Networks on Chip : a very quick introduction! Jeremy Chan 11 May 2005.
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
NTPT: On the End-to-End Traffic Prediction in the On-Chip Networks Yoshi Shih-Chieh Huang 1, June 16, Department of Computer Science, National Tsing.
Reporter: Bo-Yi Shiu Date: 2011/05/27 Virtual Point-to-Point Connections for NoCs Mehdi Modarressi, Arash Tavakkol, and Hamid Sarbazi- Azad IEEE TRANSACTIONS.
Multiple constraints QoS Routing Given: - a (real time) connection request with specified QoS requirements (e.g., Bdw, Delay, Jitter, packet loss, path.
King Fahd University of Petroleum and Minerals CCSE – COESOC 2006 – Tampere, Nov. 2006Abdelhafid Bouhraoua A High Throughput Network-on-Chip Architecture.
Lei Wang, Yuho Jin, Hyungjun Kim and Eun Jung Kim
NoC Placement & Routing
Network-on-Chip Examples System-on-Chip Group, CSE-IMM, DTU.
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Path Protection in MPLS Networks Using Segment Based Approach.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
1 Algorithms for Bandwidth Efficient Multicast Routing in Multi-channel Multi-radio Wireless Mesh Networks Hoang Lan Nguyen and Uyen Trang Nguyen Presenter:
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | SCHOOL OF COMPUTER SCIENCE | GEORGIA INSTITUTE OF TECHNOLOGY MANIFOLD Back-end Timing Models Core Models.
Roadmap-Based End-to-End Traffic Engineering for Multi-hop Wireless Networks Mustafa O. Kilavuz Ahmet Soran Murat Yuksel University of Nevada Reno.
High Performance Embedded Computing © 2007 Elsevier Lecture 16: Interconnection Networks Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
EQ-BGP: an efficient inter- domain QoS routing protocol Andrzej Bęben Institute of Telecommunications Warsaw University of Technology,
On-Chip Networks and Testing
Power Issues in On-chip Interconnection Networks Mojtaba Amiri Nov. 5, 2009.
High-Performance Networks for Dataflow Architectures Pravin Bhat Andrew Putnam.
R OUTE P ACKETS, N OT W IRES : O N -C HIP I NTERCONNECTION N ETWORKS Veronica Eyo Sharvari Joshi.
Report Advisor: Dr. Vishwani D. Agrawal Report Committee: Dr. Shiwen Mao and Dr. Jitendra Tugnait Survey of Wireless Network-on-Chip Systems Master’s Project.
Network Aware Resource Allocation in Distributed Clouds.
SMART: A Single- Cycle Reconfigurable NoC for SoC Applications -Jyoti Wadhwani Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramaniam,
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
1 Next Few Classes Networking basics Protection & Security.
Improving Capacity and Flexibility of Wireless Mesh Networks by Interface Switching Yunxia Feng, Minglu Li and Min-You Wu Presented by: Yunxia Feng Dept.
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
Zorica Stanimirović Faculty of Mathematics, University of Belgrade
A Lightweight Fault-Tolerant Mechanism for Network-on-Chip
Network-on-Chip Energy-Efficient Design Techniques for Interconnects Suhail Basit.
 Topology Topology  Different types of topology Different types of topology  bus topologybus topology  ring topologyring topology  star topologystar.
Lan F.Akyildiz,Weilian Su, Erdal Cayirci,and Yogesh sankarasubramaniam IEEE Communications Magazine 2002 Speaker:earl A Survey on Sensor Networks.
Network on Chip - Architectures and Design Methodology Natt Thepayasuwan Rohit Pai.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
Scheduling Optimization in Wireless MESH Networks with Power Control and Rate Adaptation SECON 2006 Antonio Capone and Giuliana Carello Keon Jang 2007.
Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.
Non-Minimal Routing Strategy for Application-Specific Networks-on-Chips Hiroki Matsutani Michihiro Koibuchi Yutaka Yamada Jouraku Akiya Hideharu Amano.
Test Architecture Design and Optimization for Three- Dimensional SoCs Li Jiang, Lin Huang and Qiang Xu CUhk Reliable Computing Laboratry Department of.
Intradomain Traffic Engineering By Behzad Akbari These slides are based in part upon slides of J. Rexford (Princeton university)
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
Star Topology Star Networks are one of the most common network topologies. consists of one central switch, hub or computer, which acts as a conduit to.
Soc 5.1 Chapter 5 Interconnect Computer System Design System-on-Chip by M. Flynn & W. Luk Pub. Wiley 2011 (copyright 2011)
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.
Reliable Multicast Routing for Software-Defined Networks.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Team LDPC, SoC Lab. Graduate Institute of CSIE, NTU Implementing LDPC Decoding on Network-On-Chip T. Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin.
SCORES: A Scalable and Parametric Streams-Based Communication Architecture for Modular Reconfigurable Systems Abelardo Jara-Berrocal, Ann Gordon-Ross NSF.
Topology-aware QOS Support in Highly Integrated CMPs Boris Grot (UT-Austin) Stephen W. Keckler (NVIDIA/UT-Austin) Onur Mutlu (CMU) WIOSCA '10.
A Low-Area Interconnect Architecture for Chip Multiprocessors Zhiyi Yu and Bevan Baas VLSI Computation Lab ECE Department, UC Davis.
1 Communication Networks Prof. Dr. U. Killat Traffic Engineering for Hard Real Time Multicast Applications Using Genetic Algorithm Shu Zhang, Lothar Kreft.
Design Space Exploration for NoC Topologies ECE757 6 th May 2009 By Amit Kumar, Kanchan Damle, Muhammad Shoaib Bin Altaf, Janaki K.M Jillella Course Instructor:
MPLS Introduction How MPLS Works ?? MPLS - The Motivation MPLS Application MPLS Advantages Conclusion.
Runtime Reconfigurable Network-on- chips for FPGA-based systems Mugdha Puranik Department of Electrical and Computer Engineering
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
ElasticTree Michael Fruchtman.
Azeddien M. Sllame, Amani Hasan Abdelkader
Babak Sorkhpour, Prof. Roman Obermaisser, Ayman Murshed
On-Time Network On-chip
In-network computation
Presentation transcript:

Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey

Outline Introduction – Network-on-Chip (NoC) Mapping on Mesh-based NoCs Results Possible Research Directions Conclusions

Introduction Network-on-chip (NoC) is a packet switched on-chip communication network designed using a layered methodology ◦ “routes packets, not wires” NoCs use packets to route data from the source to the destination PE via a network fabric that consists of  switches (routers)  interconnection links (wires) 3

Introduction NoCs are an attempt to scale down the concepts of largescale networks, and apply them to the embedded system-on-chip (SoC) domain NoC Properties ◦ Regular geometry that is scalable ◦ Flexible QoS guarantees ◦ Higher bandwidth ◦ Reusable components  Buffers, arbiters, routers ◦ No long global wires (or global clock tree)  No problematic global synchronization  GALS: Globally asynchronous, locally synchronous design ◦ Reliable and predictable electrical and physical properties 4

NoC Topology 2D mesh is most popular topology ◦ all links have the same length  eases physical design ◦ area grows linearly with the number of nodes ◦ must be designed in such a way as to avoid traffic accumulating in the center of the mesh 5

NoC Topology Irregular or ad hoc network topologies ◦ customized for an application ◦ usually a mix of shared bus, direct, and indirect network topologies ◦ e.g. reduced mesh, cluster-based hybrid topology 6

Energy Consumption in NoCs Proportional to total bit transitions Energy of one bit transition: Total energy consumption

Application Graph and Topology Mapping

Mapping Problem Given a WCTG and a TG that satisfy Find a one to one mapping function such that and energy is minimized:

Proposed Methods Integer Linear Programming Genetic Algorithms and Simulated Annealing Heuristic Method Voltage/Frequency Islands

ILP-based method

Genetic Algorithm based Method Chromosome representation of each mapping

Crossover

Mutation

Simulated Annealing Find an initial map Find a new mapping neighbor to current Calculate ∆C ◦ If ∆C < 0 \\local refinement or random(0,1)<exp(- ∆C/T) \\uphill move  Accept new mapping Return best mapping

CastNet – A Heuristic Map each node considering the communication weights between neighbors. Use the symmetry feature of tiles of mesh Mapping result for each symmetry groups.

Example

Results

Energy consumption impr.ovement over random mapping

Voltage/Frequency Islands GA based method ◦ Select tasks that can run under low. voltage level. Assign different groups into different islands

Crossover and Mutation

Experimental Results To test the effectiveness of VFI based genetic algorithm, we conducted several experiments on both multimedia benchmarks and randomly generated task graphs. The selected video applications are Video Object Plane Decoder (VOPD) and MPEG-4 decoder, Multi-Window Display (MWD), 263 Decoder (263 Dec), 263 Encoder (263 Enc), and Mp3 Encoder (Mp3 Enc).

Experimental Results

Application Specific Topologies Advantages ◦ More options for energy minimization ◦ Less area than regular counterparts Disadvantages ◦ Difficult to design  Not enough methods for topology generation ◦ Not reusable

Topology Generation Problem Given a CFG with n nodes and infinite set of routers with p ports, determine a topology that the total energy consumed by communication is minimized. Core Flow Graph (CFG) of MP3 Decoder An example topology 1 (CommCost=8778 Kbits/s) An example topology 2 (CommCost=3740 Kbits/s)

Possible Research Directions Fault tolerance ◦ There must be alternative routing options 3 1 r4r4 9 r3r3 7 r6r r1r1 2 r2r2 5 8 r5r

Possible Research Directions 3D NoC and 3D application specific topology generation Adaptive topology generation for varying application behaviour

Conclusion Energy efficient application mapping methods for mesh NoCs ◦ ILP for small scale – metaheuristics for large ones Application specific topology generation ◦ Metaheuristics do well against heuristics ◦ Better methods needed