Design Flow: HW vs. SW Yilin Huang 0627314. Overview Software: features and flexibility Hardware: performance Designs have different focuses.

Slides:



Advertisements
Similar presentations
UNIT 8: Synthesis Basics
Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Hardware/ Software Partitioning 2011 年 12 月 09 日 Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics: © Alexandra Nolte, Gesine Marwedel, 2003 These.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
An Overview of Software-Defined Network Presenter: Xitao Wen.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Tier 1 Breakout Topics How to study a 100,000-core system (yes that is 100K) using RAMP technologies? Krste What "great" research questions can RAMP help.
- 1 -  P. Marwedel, Univ. Dortmund, Informatik 12, 05/06 Universität Dortmund Hardware/Software Codesign.
Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California
Creating Test Environments HDL Model HDL Testbench Simulation Engine API stimulus check Testbench Program stimulus check Non-HDL languages may be used.
An Overview of Software-Defined Network
Evolution of Digital-Design: Past, Present, and Future Design & Co-design of Embedded Systems Maziar Goudarzi.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Using VHDL VHDL used for Simulation Synthesis.
Universität Dortmund  P. Marwedel, Univ. Dortmund, Informatik 12, 2003 Hardware/software partitioning  Functionality to be implemented in software.
An Overview of Software-Defined Network Presenter: Xitao Wen.
(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Effective Methods for Software and Systems Integration
1 Chapter 2. The System-on-a-Chip Design Process Canonical SoC Design System design flow The Specification Problem System design.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.
Lecture 13 Introduction to Embedded Systems Graduate Computer Architecture Fall 2005 Shih-Hao Hung Dept. of Computer Science and Information Engineering.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
ITEA International Workshop on Challenges in Methodology, Representation, and Tooling for Automotive Embedded Systems, Berlin 2012 AMALTHEA Tool.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
SimArch: Work in Progress Multimedia Teaching Tool Faculty of Electronic Engineering University of Nis Serbia.
Hardware/Software Co-design Design of Hardware/Software Systems A Class Presentation for VLSI Course by : Akbar Sharifi Based on the work presented in.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
CS 3610: Software Engineering – Fall 2009 Dr. Hisham Haddad – CSIS Dept. Chapter 6 System Engineering Overview of System Engineering.
Mahapatra-Texas A&M-Fall'001 How to plan on project work? An attempt to consolidate your thought to gear up project activities.
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
Business Trends and Design Methodologies for IP Reuse Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {
SpecC stands for “specification description language based on C”.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
6. A PPLICATION MAPPING 6.3 HW/SW partitioning 6.4 Mapping to heterogeneous multi-processors 1 6. Application mapping (part 2)
© 2005 Prentice Hall1-1 Stumpf and Teague Object-Oriented Systems Analysis and Design with UML.
ECE-C662 Lecture 2 Prawat Nagvajara
Digital System Design Verilog ® HDL Introduction to Synthesis: Concepts and Flow Maziar Goudarzi.
Architecture Analysis and Design Language: An Overview Drew Gardner.
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
System-on-Chip Design
Programmable Hardware: Hardware or Software?
Andreas Hoffmann Andreas Ropers Tim Kogel Stefan Pees Prof
ASIC Design Methodology
EEE2135 Digital Logic Design Chapter 1. Introduction
Topics Modeling with hardware description languages (HDLs).
Chapter 1: Introduction
IP – Based Design Methodology
Overview of System Engineering
Topics Modeling with hardware description languages (HDLs).
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
332:437 Lecture 7 Verilog Hardware Description Language Basics
Embedded systems, Lab 1: notes
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
Introduction to Embedded Systems
332:437 Lecture 7 Verilog Hardware Description Language Basics
CS 8532: Advanced Software Engineering
332:437 Lecture 7 Verilog Hardware Description Language Basics
CS 153 Logic Design Lab Professor Ian G. Harris
THE ECE 554 XILINX DESIGN PROCESS
H a r d w a r e M o d e l i n g O v e r v i e w
Stumpf and Teague Object-Oriented Systems Analysis and Design with UML
Digital Designs – What does it take
THE ECE 554 XILINX DESIGN PROCESS
Stumpf and Teague Object-Oriented Systems Analysis and Design with UML
Presentation transcript:

Design Flow: HW vs. SW Yilin Huang

Overview Software: features and flexibility Hardware: performance Designs have different focuses

SW design flow in V Model Requirements: what to do Specification: how to do Refinement

SW design flow in V Model System design: sub-systems, interfaces Component design: internal structure Refinement

SW design design for change design to ease extensibility  presently needed  expected or possible extensions

HW design flow Constrains  timing, size, power

HW design flow Specification  function and behavior detail Hardware Description  behavior modeling

HW design flow Synthesis  description → components  mapping to target technology (library)

HW design flow Partition, Place and Route  target technology device  library elements → chip

Key differences in HW/SW design Design orientationfeatures, extensibilitytask specific (performance) SoftwareHardware Design processrefinementtransition Design step bound close tospecificationimplementation Requirement of correctnessrelative lowrelative high Timing testabilitydirectly testable synthesizable real timing after PPR Costrelative lowrelative high

Tool costs Software design tools  UML tools 0~$  compilers interpreters also free available Hardware design tools  Commercial mostly $ per seat or from vendors  For Academic Institutes and Research Labs e.g. EUROPRACTICE membership software_price.htmlsoftware_price.html  Some free tools e.g. GHDL(vhdl simulator). Icarus Verilog (simulator and synthesizer), See: gEDA

-END-