10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003.

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

Programmable Interval Timer

On-Chip Processing for the Wave Union TDC Implemented in FPGA

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

External Interrupt Module MTT EXTERNAL INTERRUPT REQUEST MODULE (IRQ)

23 October 2003Matthew Warren - Trigger Module Update - RAL1 CALICE CIRC BE-FPGA Trigger Module Update Matthew Warren University College London 23 October.

24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.

28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.

MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic: Internal Organization of an FPGA José Nelson Amaral.

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Test #2 Combinational Circuits – MUX Sequential Circuits – Latches – Flip-flops – Clocked Sequential Circuits – Registers/Shift Register – Counters – Memory.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.

RTL Hardware Design by P. Chu Chapter Overview on sequential circuits 2. Synchronous circuits 3. Danger of synthesizing asynchronous circuit 4.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 Delay FPGA I/O Clock40.

First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.

SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.

Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.

C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

3/3/991 Minutes from the fall 98 DAQ meetings: TOF crate will always be running in the single event mode Silicon crate may pipeline several (4?) events.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.

ATLAS SCT/Pixel TIM FDR/PRR28 July 2004 Resonant Triggers - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky.

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

6 November 2003Matthew Warren - Trigger Module Update - RAL1 CALICE CERC BE-FPGA Trigger Module Update Matthew Warren University College London 6 November.

Vienna Group Discussion Meeting on Luminosity CERN, 9 May 2006 Presented by Claudia-Elisabeth Wulz Luminosity.

D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’

Ba A B B1 FADC B2 SD_FP FLEX_I/O ROC VME64x A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL) Port 1 Port 2 a: [ HELICITY, HELICITY_FLIP ] (LVDS) B: [ HELICITY_TRIGGER,

EPROM/OTPROM Module MTT48 V EPROM PROGRAMMING.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

Low-Voltage Inhibit Module MTT M LOW VOLTAGE INHIBIT MODULE (LVI)

CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.

1 DATE-based DAQ Hideyuki Sakamoto CM22, RAL 19/10/08.

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 CMS Tracker FED Firmware.

Status and Plans for Xilinx Development

Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.

CALICE Readout Board Front End FPGA

FED FE-FPGA Code Development Progress Report

Production TI board picture

FIGURE 5.1 Block diagram of sequential circuit

John Lane Martin Postranecky, Matthew Warren

CERC Front End FPGA Development Progress Report by Osman Zorba

UK ECAL Hardware Status

Digital Atlas Vme Electronics - DAVE - Module

CALICE Readout Front End FPGA Development

Lecture No. 24 Sequential Logic.

CSE 370 – Winter Sequential Logic-2 - 1

Tests Front-end card Status

SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.

Trigger Frequency Analysis & Busy/Veto on the SCT TIM

Sequential Logic.

Presentation transcript:

10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003

Matthew Warren - Trigger Module Update2 Trigger Logic Block Diagram (v3 - 25/6/2003) 4x PreTrigger 1x BeamOn 4x Activity 1x Veto 8x Trigger Delayed Trig 1 Delayed Trig 8 ‘Sequencer and Sink’ Seq (8 bit) + Sink (24 bit) RAM = 32KByte RAM ‘Digitiser’ 32bit Shift Registers, Storage Registers (x9) Edge Detect Beam On Sync + Enable 6x Spare 1x Spare SEQ VME Veto Sync + Enable Pre-Trigger Sync + Enables Internal Trig Osc + Random + Timer Activity Sync + Enables 4x SR SEQ VME 4x SR SEQ VME SR VME Trigger Window + Timer VME IRQ SEQ VME Width/ Delay Trigger Sync IRQ SINK VME Trigger Enable, Latch, Shaper, Veto START STOP START STOP J2 EXT NIM 16 In J0 LVDS 5 In VME J0 LVDS 2 Out 1x Trigger 1x Clock 3x Spare J2 BP LVDS 8 Out EXT NIM 16 Out 4x Trigger 1x Clock VME 8 x Counter Delays (16 bit) Clock Control BE FPGA - Trigger Module 4x Spare TTS_J0_READY

10 July 2003Matthew Warren - Trigger Module Update3 Trig skew test 0 All signal in Bank 6, fed from a common OR block.

10 July 2003Matthew Warren - Trigger Module Update4 Internal Schema... EN Trigs In delay in EN prog delay func SEL Trig Trig En On Trig En Off Trig En VME - Registers

10 July 2003Matthew Warren - Trigger Module Update5 More Thinking - Async Latency Tests – requirements/procedures? - Actual functionality - Delays – sub-clock period needs/possibilities? - Integration with main BE-FPGA code? - Interface with Data RAM for easy readout - Register List - Names?

10 July 2003Matthew Warren - Trigger Module Update6 Timeline Week Starting (Monday) : 14 July: UCL/HEP Stuff, CALICE Trigger Block Diag 21: Holiday 28: ATLAS (New TIM Arrives from manufacture/RAL) 4 Aug: ATLAS 11: ATLAS / CALICE – Async Trig test 18: CALICE – Main Functional Code 25: CALICE– ditto 1 Sept: CALICE– Integration with BE-FPGA 8: CALICE / ATLAS 15: ATLAS / As required 22: ATLAS / As required 29: As required …