ECEn 191 – New Student Seminar - Session 6 Digital Logic Digital Logic ECEn 191 New Student Seminar.

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Assembly Language for x86 Processors 6 th Edition Chapter 1: Introduction to ASM (c) Pearson Education, All rights reserved. You may modify and copy.
The Microprocessor and its Architecture
An Introduction to Reconfigurable Computing Mitch Sukalski and Craig Ulmer Dean R&D Seminar 11 December 2003.
CPT 310 Logic and Computer Design Instructor: David LublinerPhone Engineering Technology Dept.Cell
Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.
Chapter 6 – Selected Design Topics Part 4 – Programmable Implementation Technologies Logic and Computer Design Fundamentals.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Digital Design Haldun Hadimioglu Computer and Information Science 3/30/2003 CS 2204 Laboratory.
Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
Informationsteknologi Friday, October 19, 2007Computer Architecture I - Class 81 Today’s class Digital Logic.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Manufactured IC Technologies.
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved The Digital Logic Level.
Chapter 6 Memory and Programmable Logic Devices
Computer Organization and Assembly language
ECEn 191 – New Student Seminar - Session 8: Computer Systems ECEn 191 – New Student Seminar – Session 7: Computer Systems Computer Systems ECEn 191 New.
DIGITAL COMPONENTS By Sohaib.
CCSE251 Introduction to Computer Organization
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Microcontrollers Microcontroller (MCU) – An integrated electronic computing device that includes three major components on a single chip Microprocessor.
General Topics Digital Basics Instructions & Programs.
SUPLEMENTARY CHAPTER 1: An Introduction to Digital Logic The Architecture of Computer Hardware and Systems Software: An Information Technology Approach.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.
Computer Architecture and Organization Introduction.
CS 303 Logic & Digital System Design. Logic & Digital System Design Examles of Usage –Vending Machines –Communication System –μ-Processors –Traffic controls.
November SSI Small Scale Integration Up to 12 equivalent gate circuits on a single chip Includes basic gates and flip-flops.
ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.
Overview Why VLSI? Moore’s Law. ASIC: Abstraction and Hierarchy.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
Introduction to Computer Architecture. What is binary? We use the decimal (base 10) number system Binary is the base 2 number system Ten different numbers.
The Central Processing Unit (CPU) and the Machine Cycle.
Introduction to Computer Architecture. What is binary? We use the decimal (base 10) number system Binary is the base 2 number system Ten different numbers.
EE3A1 Computer Hardware and Digital Design
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
CBP 2002ITY 270 Computer Architecture1 Digital Logic This Time … Control Path, Arithmetic Ops 12 a U1 34 b Last Time …
E X C E E D I N G E X P E C T A T I O N S L3-CPU IS 4490 N-Tier Client/Server Architectures Dr. Hoganson Kennesaw State University Layer 3 - CPU CPU has.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
 Introduction to the CPU Introduction to the CPU  Main Operations of the CPU Main Operations of the CPU  Explanation of Operations Explanation of Operations.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
HOW COMPUTERS WORK THE CPU & MEMORY. THE PARTS OF A COMPUTER.
To Compute: To Do Math. Information is collected by tallying data as it travels across circuits. The key part of integrated circuits are transistors.transistors.
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
ECEN2102 Digital Logic Design Lecture 0 Course Overview Abdullah Said Alkalbani University of Buraimi.
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
COMPUTER ORGANISATION.. LAB. تنظيم الحاسبات.. عملي
Altera Stratix II FPGA Architecture
Computer Architecture & Operations I
Chapter 2 – Computer hardware
von Neumann Architecture CPU
Introduction to Microprocessors
Digital Logic Last Time … This Time … Control Path, Arithmetic Ops a
Computer Architecture
عمارة الحاسب.
Intel
The Digital Logic Level
Simulation of computer system
von Neumann Architecture CPU
XOR Function Logic Symbol  Description  Truth Table 
Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29
Advisor: Jin-Fu Li TA: Shin-Yo Lin
Little work is accurate
The state in a stored-program digital computer
Presentation transcript:

ECEn 191 – New Student Seminar - Session 6 Digital Logic Digital Logic ECEn 191 New Student Seminar

ECEn 191 – New Student Seminar - Session 6 Digital Logic BUSINESS CALCULATIONS

ECEn 191 – New Student Seminar - Session 6 Digital Logic SCIENTIFIC CALCULATIONS

ECEn 191 – New Student Seminar - Session 6 Digital Logic MACHINE LOGIC

ECEn 191 – New Student Seminar - Session 6 Digital Logic TRUTH TABLE FOR THE AND F is true if A and B are true

ECEn 191 – New Student Seminar - Session 6 Digital Logic THE AND LOGIC GATE

ECEn 191 – New Student Seminar - Session 6 Digital Logic THE AND, OR, AND NOT

ECEn 191 – New Student Seminar - Session 6 Digital Logic THE ADDER

ECEn 191 – New Student Seminar - Session 6 Digital Logic THREE BIT ADDER

ECEn 191 – New Student Seminar - Session 6 Digital Logic LOGIC STATE MACHINES

ECEn 191 – New Student Seminar - Session 6 Digital Logic INSIDE A STATE MACHINE

ECEn 191 – New Student Seminar - Session 6 Digital Logic EXAMPLE STATE MACHINE

ECEn 191 – New Student Seminar - Session 6 Digital Logic PENTIUM 4 CHIP

ECEn 191 – New Student Seminar - Session 6 Digital Logic CPU BLOCK DIAGRAM

ECEn 191 – New Student Seminar - Session 6 Digital Logic Fast Memory (Cache) Decoder Fetch Register ALU Off-chip communications Keeps multiple instructions moving through PENTIUM 4 CHIP – FUNCTION BLOCKS

ECEn 191 – New Student Seminar - Session 6 Digital Logic LOGIC ELEMENTS IN A PENTIUM Zoom in view of portion of Pentium

ECEn 191 – New Student Seminar - Session 6 Digital Logic LOGIC CHIPS ASIC – Application Specific Integrated Circuit Expensive $$$$ FPGA – Field Programmable Gate Array Cheap $

ECEn 191 – New Student Seminar - Session 6 Digital Logic WHAT’S NEXT Fault Tolerant LogicQuantum Logic

ECEn 191 – New Student Seminar - Session 6 Digital Logic PROCESSOR/CHIP ARCHITECT - NVIDIA

ECEn 191 – New Student Seminar - Session 6 Digital Logic LOGIC DESIGNER - CIRQUE

ECEn 191 – New Student Seminar - Session 6 Digital Logic VERIFICATION ENGINEER - INTEL

ECEn 191 – New Student Seminar - Session 6 Digital Logic IMAGINEER - DISNEY

ECEn 191 – New Student Seminar - Session 6 Digital Logic DIGITAL LOGIC CIRCUITS CLASSES ECEn 124 – Computer Systems ECEn 224 – Fundamentals of Digital Systems ECEn 320 – Digital System Design ECEn 324 – System Architecture ECEn 451 – Intro to Digital VLSI ECEn 445 – Mixed Signal VLSI

ECEn 191 – New Student Seminar - Session 6 Digital Logic LAB EXERCISE