1 CDC Clock Domain Crossing. 2 Outline Introduction Introduction Basic terminology Basic terminology Types of synchronizers Types of synchronizers CDC.

Slides:



Advertisements
Similar presentations
Serial Interface Dr. Esam Al_Qaralleh CE Department
Advertisements

Secure Time Synchronization Service for Sensor Networks S. Ganeriwal, R. Kumar, M. B. Sirvastava Presented by: Kaiqi Xiong 11/28/2005 Computer Science.
Clock Domain Crossing (CDC)
1 Lecture 16 Timing  Terminology  Timing issues  Asynchronous inputs.
Data Synchronization Issues in GALS SoCs Rostislav (Reuven) Dobkin and Ran Ginosar Technion Christos P. Sotiriou FORTH ICS- FORTH.
Systematic method for capturing “design intent” of Clock Domain Crossing (CDC) logic in constraints Ramesh Rajagopalan Cisco Systems.
Timing Override Verification (TOV) Erik Seligman CS 510, Lecture 18, March 2009.
Extension of E(Θ) metric for Evaluation of Reliability.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI System Design Lecture 10 - Communicating.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Synchronization Hierarchy & Some Ways to Fool Your Synchronizer University of Tehran VLSI Course By: Mahshid Sedghy.
DAC IP Track Submission CDC aware power reduction for Soft IPs Ritesh Agarwal (Freescale™) Amit Goldie (Atrenta) Freescale Semiconductor Confidential.
Presenter: PCLee – This paper outlines the MBAC tool for the generation of assertion checkers in hardware. We begin with a high-level presentation.
Reporter:PCLee With a significant increase in the design complexity of cores and associated communication among them, post-silicon validation.
ITEC 352 Lecture 33 USB (2). Review Intro to USB –History –Rationale –Competitors –Serial versus parallel –Topology.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
Starting with serial Chapter Ten 10.1, 10.2,
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI System Design Lecture 7 - Synchronizers.
Digital Integrated Circuits© Prentice Hall 1995 Timing ISSUES IN TIMING.
Automatic Verification of Timing Constraints Asli Samir – JTag course 2006.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Secure Localization using Dynamic Verifiers Nashad A. Safa Joint Work With S. Sarkar, R. Safavi-Naini and M.Ghaderi.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 15 - Handshaking.
Coincidence Detector on SOPC Coincidence Detector on SOPC Spring Semester 2006 Midterm Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 15 - Handshaking.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Principle of Functional Verification Chapter 1~3 Presenter : Fu-Ching Yang.
Dynamic Runtime Testing for Cycle-Accurate Simulators Saša Tomić, Adrián Cristal, Osman Unsal, Mateo Valero Barcelona Supercomputing Center (BSC) Universitat.
Avoiding Metastability in FPGA Devices MAPLD 2009 David Landoll Applications Architect Mentor Graphics Corp.
King Fahd University of Petroleum & Minerals  Electrical Engineering Department EE 578 Simulation of Wireless Systems Code Division Multiple Access Transmission.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
Why do so many chips fail? Ira Chayut, Verification Architect (opinions are my own and do not necessarily represent the opinion of my employer)
© 2003 Xilinx, Inc. All Rights Reserved FPGA Design Techniques.
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
1 WORLD CLASS – through people, technology and dedication High level modem development for Radio Link INF3430/4431 H2013.
CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Formal Verification 2003 Beijing International Microelectronics Symposium C. Michael Chang Vice.
Universal Asynchronous Receiver/Transmitter (UART)
A New Method For Developing IBIS-AMI Models
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
Safe Overclocking Safe Overclocking of Tightly Coupled CGRAs and Processor Arrays using Razor © 2012 Guy Lemieux Alex Brant, Ameer Abdelhadi, Douglas Sim,
Real Intent, Inc (1) Copyright © Real Intent Real Intent, Inc. EnVision Suite of EDA Solutions.
NS Training Hardware. Serial Controller - UART.
Multiple Clock Domains (MCD) Continued … Arvind with Nirav Dave Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology November.
Synthesis Of Fault Tolerant Circuits For FSMs & RAMs Rajiv Garg Pradish Mathews Darren Zacher.
Digital Logic Design.
- 1 - ©2009 Jasper Design Automation ©2009 Jasper Design Automation JasperGold for Targeted ROI JasperGold solutions portfolio delivers competitive.
Project Final Semester A Presentation Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided.
ECE 4710: Lecture #13 1 Bit Synchronization  Synchronization signals are clock-like signals necessary in Rx (or repeater) for detection (or regeneration)
1 A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs Babazadeh, H.; Esmaili, A.; Hadidi, K.; NORCHIP, 2009 Digital Object Identifier:
MARIE:An Introduction to a Simple Computer Michael Dougherty September 17, 2009.
Transmission Effect and Wired Digital Communication Professor: Dr. Miguel Alonso Jr.
FEV And Netlists Erik Seligman CS 510, Lecture 5, January 2009.
Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles Zhiyi Yu, Bevan Baas VLSI Computation Lab, ECE Department University of California,
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the Field Programmable Port Extender John Lockwood and David Taylor Washington University.
Formal Verification of Clock Domain Crossing Using Gate-level Models of Metastable Flip-Flops Ghaith Tarawneh, Andrey Mokhov and Alex Yakovlev Newcastle.
The Monitoring Problem Firmware for the Lost Synchronization Detection Project Type: MC-IAPP Industry Academia Partnerships and Pathways Project Name:
Chapter 2 PHYSICAL LAYER.
Lecture 15 Sequential Circuit Design
PCIe control interface for user logic.
D Flip-Flop.
Assertions An assertion is a statement about the design’s intended behavior Assertions can be written in a hardware description language (HDL) Assertions.
February 25-28, 2013 DoubleTree, San Jose
Clock Domain Crossing Keon Amini.
The University of British Columbia
Limitations of STA, Slew of a waveform, Skew between Signals
Serial Communication Interface: Using 8251
STATIC TIMING ANALYSIS, CROSS TALK AND NOISE
ECE 5233 Satellite Communications
Presentation transcript:

1 CDC Clock Domain Crossing

2 Outline Introduction Introduction Basic terminology Basic terminology Types of synchronizers Types of synchronizers CDC protocols CDC protocols CDC verification CDC verification Summary Summary

3 Basic Terminology Clock Domain Clock Domain - Single clock domain - Single clock domain - Multiple clocks domain - Multiple clocks domain

4 Basic Terminology Single clock domain Clock Domain Clock Domain CLK divCLK CLK divCLK

5 Basic Terminology Clock Domain Clock Domain Multiple clocks domain CLK B CLK A CLK B

6 Basic Terminology Clock Domain Crossing Paths Clock Domain Crossing Paths CLK A CLK B DDADB

7 Basic Terminology Metastability Metastability CLK A CLK B DDADB CLK A DA CLK B DB

8 Basic Terminology Synchronizers Synchronizers Circuits that conditions CDC signals in order to reduce the probability of metastability CLK A CLK B D DA

9 Types Of Synchronizers Basic Synchronizer (Level Signal) Basic Synchronizer (Level Signal) Edge-detecting Synchronizer Edge-detecting Synchronizer CLK B Pulse Synchronizer Pulse Synchronizer CLK B XOR

10 CDC Protocols Why do we need protocols ? Why do we need protocols ? In may applications, simple signals aren’t the In may applications, simple signals aren’t the only information crossing clock domains. only information crossing clock domains. Data, address and control buses also travel Data, address and control buses also travel together across domains. together across domains.

11 CDC Protocols Handshake Handshake TX RX Sync Sync tx_datat rx_datat rx_vtx_v tx_d rx_d

12 CDC Protocols FIFO FIFO TX RX w_datat r_datat FIFO wrrd

13 CDC Verification Do i have synchronizers on all Do i have synchronizers on all CDC signals? CDC signals? Do my CDC protocol prevent corruption Do my CDC protocol prevent corruption of data across clock domains? of data across clock domains?

14 CDC Verification 1.Assertion Based Verification. 2.Netlist Analysis. 3.User Specification of Design Intent. 4.Verifying CDC Monitors Using Simulation. 5.Verifying CDC Assertion Using Formal Verification.

15 Summary Traditional verification techniques for CDC’s fail to address the critical issue of the correctness of the CDC protocols within the design. If these protocols go unchecked, there is a significant risk that designs will contain errors that can only be detected in post-silicon testing….

16 THANK YOU FOR LISTENING