1 ME1/1 ODMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.

Slides:



Advertisements
Similar presentations
José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
Advertisements

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
Status of CMS CSC upgrade in LS1 Present CSC Status ME 4/2 project ME 1/1 project 5/20/2015 Petr Levchenko NEC 2013, Varna 1.
US CMS Collaboration Meeting, UC Riverside, May 19, Endcap Muons John Layter US CMS Collaboration Meeting May 19, 2001.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
1 Long Term Module Testing-Anthony AffolderTPO, December 11, 2003 Current Module LT Testing Capability Only Vienna Boxes Available  10 slots at each site.
Lab5 Production Status: Optics and RBX integration Pawel de Barbaro U. of Rochester.
31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.
CSC Trigger Report: Results from June 25 ns beam test Production plans Software Darin Acosta University of Florida.
CSC Endcap Muon Port Card Status Mikhail Matveev Rice University.
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
PPIB and ODMB Status Report Rice University April 19, 2013.
TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Endcap Integration Workshop: June 11-14, CSC Commissioning Andrey Korytov.
1 Jim Thomas - LBL 4.2 Meters ~ 1 Meter The SSD: March Face to Face Meeting Jim Thomas Lawrence Berkeley Laboratory March 14 th, 2012 The SSD.
AGATA Pre-processing team report AGATA Week, July 2008.
12th May 2008AIDA FEE Report1 AIDA Front end electronics Report May 2008 Progress Data compression Plan for prototype delivery.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
DVCS-2 Assembly & Installation Charles Hyde DVCS Collaboration Meeting 18 December 2009 Clermont-Ferrand.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
CCM Resources 1. Project Cost Overview (1) Boards 1&5 (spares) [completed/to be done] – Eng. time to recover layout files. – Designer time for minor layout.
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF Mikhail Matveev Rice University 17 August 2012.
CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Status of shaper prototype production B.G. Cheon (Hanyang U)‏ Dec. KEK 1 st open meeting of the Super KEKB Collaboration.
12-nov-2003Muon Plenary, R.Richter1 Status of MDT elx and services ON-chamber –mezzanines –ON-chamber cables –hedgehog boards –CSM Motherboard –CSM Daughterboard.
Status of NA62 straw electronics Webs Covers Services Readout.
ATLAS Endcap Signal Feedthrough Project Status Report Pin carrier Procurement Summary Feedthrough Production QA/QC Shipment to CERN Reception Tests at.
T.Y. Ling EMU Meeting CERN, September 20, 2005 Status Summary Off-Chamber Electronics.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
EMCal Status ALICE Technical Board November 20, 2008 News Schedule.
March 2005, USCMS Trigger video meetingD. Acosta1 Revised Schedule for SP Pre-Production Continued testing of first two pre-production boards over next.
1 ME1/1 OTMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.
M. Brooks DC Meeting, 15-Sep-00 MuTr Mechanics Status SOUTH ARM: Chambers fabrication complete Stations 2+3 installed Station 1 test-installed will be.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
DOE/NSF Review of U.S. ATLAS May 21-23, 2003 CSC Mechanics and Electronics Paul O’Connor Tom Muller BNL May 22, 2003.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
W. Smith, U. Wisconsin, US CMS DOE/NSF Review, September 2004 Trigger Report - 1 CSC Trigger Muon Port Card & Sector Processor in production Mezzanine.
US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.
1 HBD: Update and Schedule Itzhak Tserruya DC Meeting, BNL, April 13, 2005 Outline:  Full scale prototype status  Light source test  Construction Schedule.
Summary Plans Content Module assembly at CERN and Dubna Readout DAQ Procurement Stacking Summary.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
Dick Loveless Upgrade report 12 Oct EMU Upgrade Report Dick Loveless University of Wisconsin 12 October 2012.
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
1 HBD: Responsibilities, Cost and Schedule Itzhak Tserruya EC/DC Meeting, BNL, March 9, 2005.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
ELENA installation progress F. Butin / ELENA collaboration.
DCFEB Production for LS2
CSC Hardware Upgrade Status
University of Wisconsin
LKr status R. Fantechi.
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF
T1 Electronic status Conclusions Electronics Cards:
Mini-drawers, FE-ASIC , Integrator
10/month is the present production rate 2 FTE + sporadic contributions
MicroMegas Mechanical Meeting --- Cern April 2014
Pierluigi Paolucci - I.N.F.N. Naples
X-ray Pump-Probe Instrument
UK ECAL Hardware Status
New Calorimeter Trigger Receiver Card (U. Wisconsin)
Status of CO2 Cooling tests at CERN for Pixel phase 1
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
Hardware needs (ARCS) Current ARCS capabilities at both sites should be able to keep up with production assuming software changes Automatic I-V curves,
Racks PC Rack >> 24 mini and 12 tall PC racks Mini Racks
Presentation transcript:

1 ME1/1 ODMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project

D. Wood, ODMB PRR, 04-Oct  On-chamber electronics u DCFEBs (504 + spares) u LVDB (72+) u LVMB (72+) u ALCT mezz (72+)  Peripheral crate electronics u OTMB mezz (72+) u OTMB base boards (72+) u ODMB (72+)  Infrastructure u New LV supplies, junction boxes, cables supply to JB u Patch panels u Peripheral crate modification u Optical cables u Signal cables (pads to DCFEB – 40% new) Categories

D. Wood, ODMB PRR, 04-Oct  DCFEB: u Production and testing >50% complete s Expect final production run in ~3 weeks s 14 boards installed in detector in 2 “demonstrator chambers”  OTMB u Mezzanine: production and testing complete u Base board – production fabrication underway, all parts in hand u 2 production mezzanines with old base boards installed temporarily for demonstrators  ODMB u First prototype (2012) s Only designed for optical TTC (anticipating FF_EMU ASIC, since abandoned) s Limited capability for interfacing with DCFEB, but able to read out optical data path u Second prototype (April 2013) s Fully functional design s Boards at UCSB, OSU, Rice and CERN s Used for some STEP tests for testing chambers after refurbishing s Used to read out 2 demonstrator chambers u Preproduction starting (10 boards, production design) Where we are today

D. Wood, ODMB PRR, 04-Oct  Selected items from TC1 schedule (11-Sep-2013)  ODMB boards go into Peripheral VME crates u Do not have the installation constraints of on-chamber electronics  While waiting for final ODMB production, use prototype v2 boards and preproduction boards for commissioning u Have 10 v2 boards, making 10 pre-production boards ME1/1 Installation Schedule Taskdates Remove ME1/128/May/2013 – 26/Jul/2013 Reinstall ME+1/129/Oct/2013 – 13/Dec/2013 Reinstall ME-1/113/Feb/2014 – 12/May/2014 Magnet test and CRAFT15/Oct/2014 – 04/Nov/2014

D. Wood, ODMB PRR, 04-Oct  Production procurement was begun on 27-Aug u Expect complete parts Nov-Dec  Parts for 10 preproduction boards should be in hand next week u Used alternate source for smaller quantity of FPGA’s u Want pre-production board at CERN as soon as possible s Commissioning s Long Term Test Stand ODMB pre-production and final production

D. Wood, ODMB PRR, 04-Oct  October 10: All components for first 10 boards delivered to Pactron.  October 11: Begin production of first 10 boards.  November 1: First 10 boards arrive at UCSB.  November 8: First 5 boards tested at UCSB, some shipped to CERN.  November 15: Boards 5-10 tested at UCSB, more shipped to CERN.  November 8: All components delivered to Pactron.  December 1: Begin production of remaining 80 boards.  January 1: Remaining boards begin arriving at UCSB.  February 1: Finish production testing of boards at UCSB Schedule elements

D. Wood, ODMB PRR, 04-Oct  Delay in delivery of parts (08 Nov → 08 Dec)  Lost time over Dec/Jan holidays u Production start → 10 January  Production testing slower than assumed (4/day → 2/day) Schedule risks

D. Wood, ODMB PRR, 04-Oct  October 10: All components for first 10 boards delivered to Pactron.  October 11: Begin production of first 10 boards.  November 8: First 10 boards arrive at UCSB.  November 21: First 5 boards tested at UCSB, ship some to CERN.  December 1: Boards 5-10 tested at UCSB, more shipped to CERN.  December 8: All components delivered to Pactron.  January 10: Begin production of remaining 80 boards.  February 10: Remaining boards begin arriving at UCSB.  March 20: Finish production testing of boards at UCSB. Schedule elements with pessimistic assumptions

D. Wood, ODMB PRR, 04-Oct ODMB cost details 72 boards + 18 spares = 90 boards Single costs (setup, testing, shipping): $ 3750 Test equipment: $7500 Cost increment for first 10 boards: $2900 (may be a bit more) Total production cost estimate: $220k (includes pre-production) Estimate from July 2013 change request: $234 k ItemCost per board (boards 11-90) Xilinx FPGA $800 (average) Xilinx XCF128 Prom $49 Snap 12 Receiver $260 Other parts $390 Front panel and stiffeners $70 PCB $390 Assembly $254 incremental cost per board $2213

D. Wood, ODMB PRR, 04-Oct BACKUP SLIDES

D. Wood, ODMB PRR, 04-Oct Peripheral crate for demonstrator chambers