Station Board Testing EVLA Correlator S/W F2F 3-4 April 2006 D. Fort.

Slides:



Advertisements
Similar presentations
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Advertisements

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Programmable Interval Timer
Altera FLEX 10K technology in Real Time Application.
Integration of the Mk5B Playback System into the Mk4 Correlator Roger Cappallo MIT Haystack Observatory Concepcion
Drives & Control June 2003 A. Jansen 1 Brushless DC Motor Control with C868 and CAPCOM6.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
WBS & AO Controls Jason Chin, Don Gavel, Erik Johansson, Mark Reinig Design Meeting (Team meeting #10) Sept 17 th, 2007.
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
Coordinate Based Tracking System
EE 198 B Senior Design Project. Spectrum Analyzer.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Central Development Laboratory (Adapted from John Webber’s Viewgraphs, April 2002 Presented tonight by Skip Thacker) IEEE Tour April 2003.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.
Self-Calibrating Audio Signal Equalization Greg Burns Wade Lindsey Kevin McLanahan Jack Samet.
Programmer’s Guide to the EVLA Correlator B. Carlson EVLA Correlator S/W F2F Apr. 3-4, 2006.
The Prototype Correlator Sonja Vrcic Socorro, 5. December, 2006.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
New correlator MicroPARSEC Igor Surkis, Vladimir Zimovsky, Violetta Shantyr, Alexey Melnikov Institute of Applied Astronomy Russian Academy of Science.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Mobile controlling robot. What is a Robot ? “A re-programmable, multifunctional manipulator designed to move material, parts, tools, or specialized devices.
Implementation of MAC Assisted CORDIC engine on FPGA EE382N-4 Abhik Bhattacharya Mrinal Deo Raghunandan K R Samir Dutt.
Station Board EVLA F2F Meeting: December Dave FortEVLA F2F Meeting: 11/12 December Outline Station Board Review Station Board Status Delay.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
Grzegorz Jablonski, Technical University of Lodz, Department of Microelectronics and Computer Science XFEL-LLRF-ATCA Meeting, 3-4 December 2007 XFEL The.
High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Pre-OTS Testing in Penticton Sonja Vrcic Socorro, December 11, 2007.
Software Status Sonja Vrcic Socorro,
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
EVLA Correlator Prototype and OTS Testing B. Carlson EVLA Correlator S/W F2F Apr 3-4, 2006.
WIDAR Real-Time Data Display D. Del Rizzo EVLA Correlator Software f2f April 3-6, 2006.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Output Formats Part I Bryan Butler NRAO Oct-31EVLA Correlator f2f2 Overview 2 types of data: –Monitor data - of interest to engineers and system.
LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
Correlator GUI Sonja Vrcic Socorro, April 3, 2006.
Timer 1 and 2 operation, PWM Principles. Timer 1 Operation.
Software Requirements for the Testing of Prototype Correlator Sonja Vrcic Socorro, December 11, 2007.
 Introduction.  Block Diagram.  Sensors.  Arduino.  Advantages.  Limitations.  Applications.  Conclusion. Contents.
Master Correlator Control Computer (MCCC) Requirements & Status Sonja Vrcic Socorro, December 12, 2007.
1 Lab3 – Optical Sensor. 2 When a light path is interrupted and when it is completed, the AVR records both events. Uses typically include counting objects.
GPL Board Pattern Generator for the Level-0 Decision Unit Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Jacques Lecoq,
Data Examination and Checking Programs--Requirements B. Carlson
ATLAS Pre-Production ROD Status SCT Version
Software Overview Sonja Vrcic
Mark 5 / VLBA Correlator Topics
Introduction of microprocessor
8259-programmable interrupt controller
EVLA Correlator New Connectivity Scheme Software Impact Sonja Vrcic
VCI Overview Sonja Vrcic
PTC Setup at VLA B. Carlson
EVLA M/C Software PDR, 14 May 2002
Scheduling Toolkit Observation Scheduling Boyd Waters, NRAO
Proportional Control with the PLC
FED Design and EMU-to-DAQ Test
Presentation transcript:

Station Board Testing EVLA Correlator S/W F2F 3-4 April 2006 D. Fort

3-4 April 2006EVLA Correlator S/W F2F2 Test Setup

3-4 April 2006EVLA Correlator S/W F2F3 Block Diagram

3-4 April 2006EVLA Correlator S/W F2F4 CRC Testing

3-4 April 2006EVLA Correlator S/W F2F5 Test Vector Generators Fiber Optic Receiver Module (FORM) –RAM based but same for each bit (or off) for CRC tests Input FPGA –RAM based Delay Module –Can hold seconds of data –Can be set to cycle at any length (probably set at 25 interrupts) –Software generated contents include Receiver noise Signal tones and noise with delay and phase rotation Calibration tones Delay models for use by CMIB TBD mini data generators in some FPGAs

3-4 April 2006EVLA Correlator S/W F2F6 Measurements Delay Module –Measures it own delay Filter FPGA –Tone extractor –Other (power, state counts, clip counts, …) Output FPGA –Data recorder (radar mode) TBD mini data recorders in some FPGAs

3-4 April 2006EVLA Correlator S/W F2F7 Automatic Tests During prototype testing use of logic analyzers, scopes, etc is OK but, during production, boards must be tested in an automatic, computer controlled test fixture. The test fixture used for testing failed boards found and replaced during normal operations could be the same as for the production phase. The test fixture should be able to test all board types but Station and Baseline board testing are essential. The automatic tests should be able to identify paths/chips that need attention/replacing. They may use special purpose FPGA designs. The test fixture will consist of a working system. A working board of the same type will be replaced with the board to be tested and a set of tests performed following a canned script.