J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.

Slides:



Advertisements
Similar presentations
Optical Transceivers: Evaluation of Commercial Optical TRx Luis Amaral CERN – PH/ESE/BE – Opto 10/04/
Advertisements

[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
END. PRESENTATION CONTENTS THESIS TILTLE (1) PRESENTATION CONTENTS (1) INTRODUCTION (2) DESIGN PROCEDURES (2) DESIGN SPECIFICATION (1) DESIGN FACTOR (5)
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Versatile Link System Status Report Annie Xiang on behalf of WP1.1 Group SMU Physics March, 2010 ____________________________.
OIF SFI-5 40G Transponder Big Bear Networks OFC 2003.
J.Ye / SMU May 18, 2015 GOL + SoS R & D Work at SMU 1.The Test of the GOL chip. 2.First test on the SoS driver chip and the submission of a dedicated test.
1 A 16:1 serializer for data transmission at 5 Gbps Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Tiankuan Liu 1, Da-Shun Su 2, Ping-Kun Teng.
LECC 2006 Ewald Effinger AB-BI-BL The LHC beam loss monitoring system’s data acquisition card Ewald Effinger AB-BI-BL.
20-24 September 2010, TWEPP, Aachen, Germany D. 1 Datao Gong On behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics,
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
16 Sep 2008 Versatile Link Status Report F. Vasey on behalf of the project steering board With input from C. Issever J. Troska.
Versatile Link Project Description
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
1 A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout 1.Overview. 2.Test results of LOCs1, the 5 Gbps 16:1 serializer. 3.Test results.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Versatile Link The Versatile Transceiver Towards Production Readiness Csaba Soos on behalf of Manoel Barros Marin, Stéphane Détraz, Lauri Olanterä, Christophe.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
Versatile Link FPGA-based Bit-Error-Ratio Tester for SEU-hardened Optical Links Csaba SOOS, Stéphane DETRAZ, Sérgio SILVA, Paulo MOREIRA, Spyridon PAPADOPOULOS,
Chapter 10 Optical Communication Systems
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
The PLL consists of a phase frequency detector (PFD), a charge pump, a low pass filter, a voltage controlled oscillator (VCO), and a divider (divide by.
Joint Optoelectronics Working-Group Valencia, 27 Sep Survey results and analysis 2. Comments and discussion 3. Joint projects? 4. Links to management.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
SPIE, PA-IVKrzysztof Czuba1 Improved fiber-optic link for the phase reference distribution system for the TESLA technology based projects Krzysztof.
Introduction This work is supported by US-ATLAS R&D program for the upgrade of the LHC, and the US Department of Energy grant DE-FG02-04ER We are.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
Evaluation of Multi-Gbps Optical Transceivers for Use in Future HEP Experiments Luis Amaral CERN – PH/ESE/BE – Opto 16/09/2008.
BTeV Pixel Detector Optical link receiver chip Data In and Out project.
LOCx2, a Low-latency, Low-overhead, 2 × 5.12-Gbps Transmitter ASIC for the ATLAS Liquid Argon Calorimeter Trigger Upgrade Le Xiao, a,b Xiaoting Li, a Datao.
SLHC Proposal B Status Optical Readout System Irradiation Guidelines K.K. Gan, Karl Gill, Jan Troska, Francois Vasey, Todd Huffman, Cigdem Issever, Tony.
Versatile Link Link Model Simulation and Power Penalty Specification of the Versatile Link System Annie Xiang, Datao Gong, Lin Zhu, Chonghan Liu, Tiankuan.
1 LAr high speed optical link studies: the status report on the LOC ASIC 1.The LOC ASIC, an introduction 2.The SOS technology 3.LOC1 test results 4.LOC2.
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
1 Status Report on the LOC ASIC 1.The LOC ASIC proposal 2.The SOS technology 3.LOC1 test results 4.LOC2 design status 5.Summary Datao Gong, Andy Liu, Annie.
SMU Report: R&D work for ID upgrade May 3, UCSC R&D work on gigabit optical link for ATLAS ID readout upgrade at SMU Objectives: 1.Evaluate.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
294K 77K 116K 296K 110K 77K 215K 296K 125K 77K 296K 110K 77K 272K 111K 77K 294K 296K 79K 171K Individual TransistorRing Oscillator SOS CMOS : Individual.
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
Opto Working Group Meeting Summary Tuesday 8 March 2011 Tobias Flick and Francois Vasey.
Standard electronics for CLIC module. Sébastien Vilalte CTC
11 Apr The Versatile Link Project CERN CERN Jan Troska, Francois Vasey, et al. Jan Troska, Francois Vasey, et al. Oxford Oxford.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Performance characteristics of COTS 10Gb/s Optical Links for SLHC Experiments Jan Troska, Markus Axer, Karl Gill, Robert Grabit, Raquel Macias Jareno,
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
1 ASIC Development for High Speed Serial Data Transmission from Detector Front-end to the Back-end 1.Overview. 2.Test results of LOCs1, a 5 Gbps 16:1 serializer.
Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
A 16:1 serializer for data transmission at 5 Gbps
Southern Methodist University
DAQ read out system Status Report
Gigabit Ethernet An Affordable Solution
Update on CSC Endcap Muon Port Card
Test Bench for Serdes Radiation Qualification
Presentation transcript:

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test Procedures Joint ATLAS/CMS NOTE 2007/002 Checcucci Bruno 3, K.K.Gan 5, Suen Hou 1, Cigdem Isserver 6, Roger Rusack 5, Alexander Singovski 4, P.K. Teng 1, Jan Troska 2, Francois Vasey 2, Jingbo Ye 7 1. Department of Physics, Academia Sinica, Taiwan. 2. CERN, Geneva, Switzerland. 3. INFN Perugia & Department of Physics, Perugia University, Italy. 4. The University of Minnesota. 5. Department of Physics, the Ohio State University, Columbus, OH, USA. 6. Department of Physics, Oxford University, U.K. 7. Department of Physics, Southern Methodist University, Dallas TX 75275, USA

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 2 Table of Contents 1.Introduction 2.The laboratory tests 3.Definitions and procedures 3.1 BER 3.2 Jitter 3.3 Eye mask 3.4 Optical power budget 3.5 Other tests 4.The irradiation tests (refer to subgroup B doc). 5.The reference optical link and a standardized test setup 6.A list of suggested instruments 7.Summary

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 3 Introduction  This document proposes the evaluation criteria and test procedures for optical data links that are developed to read out the detector front-end electronics in ATLAS and CMS for the LHC upgrade (SLHC). These optical links need to be radiation resistant to the requirement of the detectors’ operational lifetime in the SLHC. The goal of this document is to develop standardized test procedures and evaluation criteria for future designs and tests to follow, and to make our testing work for optical link R&D projects simpler and more effective.  A short history: The discussions of a standardized testing procedure and evaluation criteria started shortly after the joint working group was formed. Past experiences in ATLAS and CMS show that we need to put more thinking into tests at the beginning of the R&D projects. In these tests, there are many things we did before in each individual institutes can now be put in a joint common project for the SLHC. After the ATLAS CMS joint workshop on common electronics projects in March this year at CERN, serious efforts in the joint optoelectronics working group were spent to create a standardized testing procedure and evaluation criteria for optical link development work. This document is the result of these efforts.

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 4 The laboratory tests.1/3. At the link system level:  The input and output (parallel) data timing diagram with respect to the reference (input case) or recovered (output case) clock.  The range of data transmission rate and associated reference clock frequency.  System latency (excluding fiber propagation delay).  Eye diagrams at TP1, TP2, TP3 and TP4 and the eye mask tests at TP2, TP3 and TP4. Electrical signals at TP1 and TP4 (usually LVDS) need to be checked against their design specifications. From the eye diagram the following information needs to be extracted: the rise and fall times (20%-80%) of the signal waveform, the jitter in the serial bit stream triggered with the reference (frame) clock, the optical power levels (high, low and average) at TP2 and TP3. data control data clk control serializer deserializer TP1 TP2TP3 Laser driver Laser PIN TIA+LA fiber TP4TP5 ref clk

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 5 The laboratory tests.2/3. At the link system level: 5.The BER as a function of the input optical power to ORx. 6.The maximum transmission range (the length of the fiber) at the specified bit error rate (BER) or mask margin over a certain type of fiber at the specified data rate. 7.The reference clock jitter tolerance as a function of the bit error rate (BER). 8.Other general system parameters: power supply voltages and consumption of each component, optical power margins and a powering up/reset scheme. 9.The measurement of the system should cover a range of operational conditions such as temperature, humidity, vibration, magnetic field, if applicable. data control data clk control serializer deserializer TP1 TP2TP3 Laser driver Laser PIN TIA+LA fiber TP4TP5 ref clk

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 6 The laboratory tests.3/3. At component or subassembly level 1.The serializer reference clock jitter transfer function. 2.The latency introduced at each component (serializer, OTx, etc) level. 3.The serial bit stream jitter measurements at TP1, TP2, TP3 and TP4, hence to learn the jitter contribution from the OTx and the ORx and the signal dispersion introduced by the fiber. 4.The optical power output of the OTx. 5.The optical power attenuation of the fiber. 6.The sensitivity of the ORx (for example at BER of ), hence the optical power budget is measured.

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 7 The reference optical link and a standardized test setup.1/3.  Reference optical link:  Three boards:  the FPGA board: data generation, error detection (BERT), ser-des, PC interface (USB).  The OTx board: laser driver, laser.  The ORx board: PIN diode, trans-impedance-amplifier, limiting amplifier. Stratix II GX based Ser-Des. + PC USB interface OTx ORx Stratix II GX based Ser-Des. + PC USB interface 50ohm cables fiber 50ohm cables data clock

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 8 The reference optical link and a standardized test setup.2/3.  Function blocks inside the FPGA: Data pass through or generation LVDS input CMOS input SER Ref. clk DES Error detection and logging or data pass through LVDS output CMOS output output clk USB PC interface Error detection scheme: 1.With frame locked. a)Single bit flip. Time stamp, flipped bit location and flip type (1 to 0 or 0 to 1) b)Multiple bit flips. Time stamp and number of flips. 2.Frame loss error. Defined as bit flips in two+ consecutive words. Record the length of frame loss.

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 9 Examples of using the reference link.3/3.  As a reference to a custom link at system or component evaluation level.  Constructing optical links with custom components for in-lab and irradiation tests.  Test the LOC:  Test the GBT and/or Versatile Link (VL): LOC+Laser Carrier board FPGA board: Data generation Deserializer Error detection PC interface ORx FPGA board: Data generation Error detection PC interface GBT carrier board VL/TX VL/RX

J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 10 Summary Test procedures and evaluation criteria for radiation resistant optical links for the SLHC upgrade are discussed. The in-lab functional tests are described in this document, while the irradiation evaluation and tests are discussed in the subgroup B report. A specially designed reference optical link is proposed to benchmark the developed links, to standardize their testing, and to simplify the test preparations. Based on this reference link, standardized test systems can be constructed for component and subassembly tests.