Page 1 Wilfredo Rivas-Torres Technical Support Application Engineer October 12, 2004 Power Amplifier Design using ADS PA Workshop.

Slides:



Advertisements
Similar presentations
Optimization of PA Linearity and Efficiency through Loadpull Measurements and Simulations using Modulated Signals Onno Kuijken, Komo Sulaksono, Rob Heeres,
Advertisements

Kit Building Class Lesson 4Page 1 R and X in Series Inductors and capacitors resist the flow of AC. This property is called reactance. Resistance also.
Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
Hardware Design of a 1 GHz Amplifier and Initial Comparison with SimRF Application Note K. Wang, R. Ludwig, S. Bitar, S. Makarov Aug 21, 2011.
In partnership with STMicroelectronics DESIGN OF A CLASS 1 POWER AMPLIFIER FOR BLUETOOTH TM APPLICATIONS Advisors Candidate Prof. Antonella D’Orazio Giovanni.
RF Circuit Design Chris Fuller /7/2012.
1 SCHOOL OF COMPUTER & COMMUNICATIONS ENGINEERING EKT 341/4 ANTENNAS AND PROPAGATION Lecturer: En. Rosmizi bin Abd Rahim Dr. Mohd Faizal Bin Jamlos PLV:
A 900MHz Doherty Amplifier Implemented with Lumped Elements
1 Chapter 6 Low-Noise Design Methodology. 2 Low-noise design from the system designer’s viewpoint is concerned with the following problem: Given a sensor.
Output Stages and Power Amplifiers Output stage delivers the output signal to the load without loss of gain due to Low output resistance D.S.P. Filter.
Equivalent Circuits - Resistors Resistor noise is dominated by thermal noise: Noiseless Resistor Noisy Resistor Noise Source.
Bridge Converters and Faraday Screens By Paul Wilson.
2004 IEEE Topical Workshop on Power Amplifiers Load-Pull Based Design of Ultra-Linear W-CDMA Base-Station Power Amplifiers Srdjan Pajić and Zoya Popović.
Fiber-Optic Communications
RF & Microwave Engineering
Mid-Semester Design Review High Frequency Radio with BPSK Modulation.
Microwave Interference Effects on Device,
RF Power Amplifiers1 מגיש: יניב מרוז. RF Power Amplifiers2 Introduction  With the explosive growth of RF portable devices and their increasing functional.
Design of Microwave Power Amplifier with ADS Technische Universität Berlin Fachgebiet Mikrowellentechnik Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany,
EE 350 / ECE 490 Analog Communication Systems
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
1 Electronic Circuits COMMON EMITTER CIRCUITS. 2 Electronic Circuits AMPLIFIERS CAN BE CLASSIFIED AS EITHER: VOLTAGE AMPS POWER AMPS AMPLIFIERS CAN BE.
10/13/2004EE 42 fall 2004 lecture 191 Lecture #19 amplifier examples: comparators, op amps. Reminder: MIDTERM coming up one week from today (Monday October.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
1 Paging and distributed speaker systems BASIC TELECOMMUNICATIONS.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Microwave Engineering, 3rd Edition by David M. Pozar
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
Introduction to Controlling the Output Power of a Transistor Stage A load network will be designed to maximize the output power obtainable from the Mitsubishi.
Simulate LINC system in ADS Song 03/30/2005.
Design of 3.67 GHz RF Power Amplifier Presenters: Akshay Iyer, Logan Woodcock Advisers: Dr. K. Koh, Yahya Mortazavi.
A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.
A New Method For Developing IBIS-AMI Models
The Linearity-Efficiency Compromise
ECE 4710: Lecture #17 1 Transmitters  Communication Tx  generate modulated signal s(t) at the carrier frequency f c from the modulating information signal.
1 Electronic Circuits MULTI STAGE AMPLIFIERS. 2 Electronic Circuits There are several different multi-stage amp circuits that function as dc-amps. 1)COMPLIMENTARY.
CommunicationElectronics Principles & Applications Third Edition Chapter 6 Radio Transmitters ©2001 Glencoe/McGraw-Hill Louis E. Frenzel.
Design of Digital-to-Analog Converter Qin Chen Yong Wang Dept. of Electrical Engineering Mar. 14th, 2006 EE597G Presentation:
Network Analyzers From Small Signal To Large Signal Measurements
RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.
Amplifiers Amplifier Parameters Gain = Po/Pi in dB = 10 log (Po/Pi)
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
EEM3A – Analogue Electronics Dr. T. Collins
Beijing Embedded System Key Lab
Amplitude Modulation Circuits
Solid State Amplifier Circuit Design Student: Branko Popovic Advisor: Geoff Waldschmidt.
VI. HIGH-EFFICIENCY SWITCHMODE HYBRID AND MMIC POWER AMPLIFIERS:
The Working Theory of an RC Coupled Amplifier in Electronics.
1 Transmitters A transmitter must generate a signal with the right type of modulation, with sufficient power, at the right carrier frequency, and with.
A Wireless Local Area Network by Raymond Woodward.
The wireless charge will convert the RF signal at 900MHz frequencies into a DC signal,and then store the power into a mobile battery.
TYPES OF COUPLING IN AMPLIFIER
Power Amplifier Considerations
Lab2: Smith Chart And Matching
Communication 40 GHz Anurag Nigam.
Lab11: Power Combiners & Dividers
Power Amplifier Design using ADS
Power Amplifier Design using ADS
CSE598A Analog Mixed Signal CMOS Chip Design
Lab9: ADS Ptolemy-Circuit Co-Simulations
Day 2 I_DC RFin RFout Bias De-coupling Circuit Lab5: Device Biasing.
Video Transmitting Robot
Mobile Broadcast and Spectrum Issues (DVB-T) Workshop April 2003
UNIT-5 Design of CMOS Op Amps.
Lab3: GaAs Process And Devices
Amplitude Modulation Circuits
POWER AMPLIFIERS.
Amplifiers Classes Electronics-II
Amplifiers Classes Electronics-II
Presentation transcript:

Page 1 Wilfredo Rivas-Torres Technical Support Application Engineer October 12, 2004 Power Amplifier Design using ADS PA Workshop

ADS Power Amp Design Page 2 Outline Introduction DC and Loadline analysis Bias and Stability LoadPull Matching using Smith Chart Utility SourcePull PA Characterization – Did we meet the specification? Optimize/Fine Tune the design Test Design with real world modulated signals Layout

ADS Power Amp Design Page 3 Why do we need a Power Amplifier? Power Amplifiers (PA) are in the transmitting chain of a wireless system. They are the final amplification stage before the signal is transmitted, and therefore must produce enough output power to overcome channel losses between the transmitter and the receiver.

ADS Power Amp Design Page 4 PA requirements The PA is typically the primary consumer of power in a transmitter. A major design requirement is how efficiently the PA can convert DC power to RF output power. The design engineer has to often concern himself with the Efficiency of the Power Amplifier. Notice that efficiency translates into either lower operation cost (e.g. cellular basestation) or longer battery life (e.g. wireless handheld). PA linearity is another important requirement, the input/ output relationship must be linear to preserve the signal integrity. The design of PAs often involves the tradeoff of efficiency and linearity.

ADS Power Amp Design Page 5 PA Design Requirement RF Output Power: 50 W PEP Input Drive Level : 1 W Output Load (RL): 50 Ω Efficiency (η) > 50% Bias Voltage: 28 V Device: MRF9045M

ADS Power Amp Design Page 6 DC Curves

ADS Power Amp Design Page 7 DC Curves

ADS Power Amp Design Page 8 Bias and Stability

ADS Power Amp Design Page 9 Stability Analysis

ADS Power Amp Design Page 10 Stability Analysis

ADS Power Amp Design Page 11 Impedance Matching The need for matching circuits is because amplifiers, in order to perform in a certain way(e.g. maximize output power), must be presented with a certain impedance at both the load and the source ports. For example in order to deliver maximum power to the load R L the transistor must have termination Z s and Z L. The input matching network is designed to transform the generator impedance R s to the optimum source impedance Z s. The output matching network transform the load termination R L (50 Ω) to the optimum load impedance Z L. A LoadPull measurement will help the designer determine the optimum load impedance Z L.

ADS Power Amp Design Page 12 LoadPull Setup Examples Search

ADS Power Amp Design Page 13 LoadPull Contours

ADS Power Amp Design Page 14 Matching using Smith Chart Utility

ADS Power Amp Design Page 15 Matching using Smith Chart Utility

ADS Power Amp Design Page 16 Output Match

ADS Power Amp Design Page 17 SourcePull Contours

ADS Power Amp Design Page 18 Matching Circuits Output Match Input Match

ADS Power Amp Design Page 19 Complete Design Power Sweep

ADS Power Amp Design Page 20 Power Compression Curve

ADS Power Amp Design Page 21 Gain Compression Curve

ADS Power Amp Design Page 22 Power Added Efficiency

ADS Power Amp Design Page 23 Getting ready to Optimize the PA The next step is to optimize the design to meet the requirements. The Designer can take the opportunity to see if other requirements, such as layout will require any changes before proceeding to optimize. Example: we notice that the transistor pads are rather wide and the Tlines leading up to it are not the same width. Since the Tlines are much narrower, we could add a taper so we have a nice transition. We included a MTAPER at the input and output side

ADS Power Amp Design Page 24 Optimization Setup

ADS Power Amp Design Page 25 Optimization Results Before After

ADS Power Amp Design Page 26 Optimization Values

ADS Power Amp Design Page 27 PA Results

ADS Power Amp Design Page 28 Power Added Efficiency

ADS Power Amp Design Page 29 Gain Compression Curve

ADS Power Amp Design Page 30 Complex Modulated Signal

ADS Power Amp Design Page QAM Modulated Source

ADS Power Amp Design Page 32 DSP and Analog Circuits Setup Create a subcircuit with your analog design. You need to add either Circuit Envelope or Transient controller to the analog circuit. We use Circuit Envelope specifically with our PA since we have a Modulated Carrier. Circuit Envelope will also allow the use of Fast Cosim (Automatic Verification Modeling – AVM). This will dramatically increase the simulation speed. In the DSP schematic we will create the Modulated Carrier, feed it to the PA and collect the signal samples and spectrum. The DSP schematic contains a Envelope Output Selector component used for interfacing between circuit subnetwork output and the signal processing components.

ADS Power Amp Design Page 33 Ptolemy Cosim Schematic QAM Source PA

ADS Power Amp Design Page 34 Fast Cosim Improvements Simulation Time Benchmark: Total bits: 1024 bits AVM disabled : 410 sec AVM enabled: 13 sec AVM data reuse: 5.5 sec AVM data reuse (16 Kbits): 17.5 sec

ADS Power Amp Design Page 35 Cosimulation Results - Spectrum Carrier Power 30 dBm Carrier Power 25 dBm

ADS Power Amp Design Page 36 Cosimulation Results - Constellation Carrier Power 30 dBm Carrier Power 25 dBm

ADS Power Amp Design Page 37 Cosimulation Results Carrier Power 30 dBm Carrier Power 25 dBm

ADS Power Amp Design Page 38 Cosimulation Results – CCDF Carrier Power 30 dBm Carrier Power 25 dBm

ADS Power Amp Design Page 39 EVM vs. Power Measurement

ADS Power Amp Design Page 40 EVM vs. Power Results

ADS Power Amp Design Page 41 ADS to VSA link

ADS Power Amp Design Page 42 VSA Spectrum from ADS Cosim

ADS Power Amp Design Page 43 VSA Constellation from ADS Cosim Carrier Power 30 dBm

ADS Power Amp Design Page 44 VSA Constellation from ADS Cosim Carrier Power 30 dBm

ADS Power Amp Design Page 45 VSA EVM from ADS Cosim Carrier Power 30 dBm

ADS Power Amp Design Page 46 PA Layout

ADS Power Amp Design Page 47 PA Layout – Generated from Schematic

ADS Power Amp Design Page 48 PA Layout – Ground Fill

ADS Power Amp Design Page 49 Other Possibilities Run an EM Cosimulation – include layout effects in the simulation. Optimize design if necessary. Run Loadpull for IP3 or ACPR. The optimum load would then be a compromise between all the requirements. Use Connection Manager and real PA to validate design and compare vs. simulated results. Create a behavioral data model that can be used to protect you IP yet give access to your design results. If there is any topic about PA Design and ADS you wish to discuss me: