Computer Architecture From Microprocessors To Supercomputers

Slides:



Advertisements
Similar presentations
컴퓨터구조론 교수 채수환. 교재 Computer Systems Organization & Architecture John D. Carpinelli, 2001, Addison Wesley.
Advertisements

Digital Design: Combinational Logic Blocks
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Logical Design.
Documentation Standards
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Code Converters, Multiplexers and Demultiplexers
Documentation Standards Programmable Logic Devices Decoders
ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.

Multiplexers, Decoders, and Programmable Logic Devices
Combinational Logic Building Blocks

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
ENEE x Digital Logic Design Lecture 20. Announcements Homework 6 due today. Homework 7 up on course webpage, due on 11/13. Recitation quiz on Monday,
PowerPoint Overheads for Computer Architecture From Microprocessors To Supercomputers Behrooz Parhami Copyright © 2005 Oxford University Press.
Shannon’s Expansion Muxes and Encoders. Tri-State Buffers  A tri-state buffer has one input x, one output f and one control line e Z means high impedance,
Digital Design - Combinational Logic Design Chapter 2 - Combinational Logic Design.
Figure to-1 Multiplexer and Switch Analog
Combinational Logic Chapter 4.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
1 CHAPTER 4: PART I ARITHMETIC FOR COMPUTERS. 2 The MIPS ALU We’ll be working with the MIPS instruction set architecture –similar to other architectures.
Combinational Logic Design
Combinational and Sequential Logic Circuits.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
1 Lecture 9 Demultiplexers Programmable Logic Devices  Programmable logic array (PLA)  Programmable array logic (PAL)
Combinational Design, Part 3: Functional Blocks
4-1 Introduction Chapter # 4: Programmable and Steering Logic.
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Karnaugh maps for the binary full adder.
Chapter
1 Building Larger Circuits Today: Combinational Building BlocksFirst Hour: Combinational Building Blocks –Section 4.1 of Katz’s Textbook –In-class Activity.
June 2005Computer Architecture, Background and MotivationSlide 1 Part I Background and Motivation.
Pass Transistor Logic EMT 251. Pass Transistor Logic I n p u t s Switch Network Out A B B B.
Logical Circuits Philip Gebhardt 3/15/2011. Logic Circuits Negative, Positive, and Complimentary circuits Logic Gates Programmable Logic Devices.
Chap 2. Combinational Logic Circuits
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Chapter # 4: Programmable Logic
1 Multiplexers (Data Selectors) A multiplexer (MUX) is a device that allows several low-speed signals to be sent over one high-speed output line. “Select.
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
CSI-2111 Structure of Computers Ipage Combinational Circuits  Objectives : To recognize the principal types of combinational circuits  Adders.
1 Digital Design Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.
Binary Parallel Adders
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
This chapter in the book includes: Objectives Study Guide
ETE Digital Electronics
COSC3330 Computer Architecture Lecture 2. Combinational Logic
Multiplexer.
Combinational Logic Circuits
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
This chapter in the book includes: Objectives Study Guide
ECE 434 Advanced Digital System L03
CPE/EE 422/522 Advanced Logic Design L02
ECE434a Advanced Digital Systems L02
Programmable Configurations
Dr. Clincy Professor of CS
Part I Background and Motivation
13 Digital Logic Circuits.
Digital System Design Combinational Logic
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Presentation transcript:

Computer Architecture From Microprocessors To Supercomputers 4/25/2017 PowerPoint Overheads for Computer Architecture From Microprocessors To Supercomputers Behrooz Parhami

4/25/2017 2

4/25/2017 3

1.1 Signals, Logic Operator, and Gates 4/25/2017 1.1 Signals, Logic Operator, and Gates Figure 1.1 Some basic elements of digital logic circuits, with operator signs used in this book highlighted.

4/25/2017 Figure 1.2 Gates with more than two inputs and/or with inverted signals at input or output.

Figure 1.3 An AND gate and a tristate buffer can act as controlled switches or valves. An inverting buffer is logically the same as a NOT gate.

Figure 1.4 Wired OR allows tying together of several controlled signals.

Figure 1.5 Arrays of logic gates represented by a single gate symbol.

1.2 Boolean Functions and Expressions Truth table N-variable input: 2n x: don’t care. x in output column means no interest; x in input column means that function does not depend on the value of the particular variable involved. Logic expression NOT takes precedence over AND AND takes precedence over OR/XOR Logic expression can be manipulated using laws of Boolean algebra in order to obtain an equivalent logic expression for simpler or more suitable hardware realization. Word statement Natural language Logic diagram Graphical representation of a Boolean function that carries information about its hardware realization. Logic circuit synthesis: derive logic diagram from truth table, logic expression, or word statement. Logic circuit analysis: going backward from logic diagram to truth table, logic expression, or word statement.

Table 1.1 Three 7-variable Boolean functions specified in a compact truth table with don’t-care entries in both input and output columns.

Table 1.2 Laws (basic identities) of Boolean algebra.

1.3 Designing Gate Networks Figure 1.6 A two-level AND-OR circuit and two equivalent circuits.

BCD to 7-segment decoder Figure 1.7 Seven-segment display of decimal digits. The three open segments may be optionally used. The digit 1 can be displayed in two ways, with the more common right-side version shown.

x3x2x1x0 e0 e1 e2 e3 e4 e5 e6 0000 1 0001 0010 0011 0100 0101 0110 0111 1000 1001

Figure 1.8 The logic circuit that generates the enable signal for the lowermost segment (number 3) in a seven-segment display unit.

1.4 Useful Combinational Parts Multiplexer 2a input signals: x0, x0, …,xN (N=2a-1) Single output z a control signal (address signal): y0, …, ya-1 Decoder a input signals 2a output signals Assert one and only one of its 2a output lines Encoder: opposite of a decoder. 2a input signals a output signals When one and only one of its 2a input lines is asserted, its a-bit output supplies the index of the asserted input in the form of a binary number

Multiplexer Y z x0 1 x1 Figure 1.9 A multiplexer (mux), or selector, allows one of several inputs to be selected and routed to output depending on the binary value of a set of selection or address signals provided to it.

Decoder y1y0 X3 x2 x1 x0 00 0 0 0 1 01 0 0 1 0 10 0 1 0 0 11 1 0 0 0 Figure 1.10 A decoder allows the selection of one of 2a options using an a-bit address as input. A demultiplexer (demux) is a decoder that only selects an output if its enable signal is asserted.

Encoder X3 x2 x1 x0 Active y1y0 0 0 0 1 1 00 0 0 1 0 01 0 1 0 0 10 1 0 0 0 11 0 0 0 0 xx Figure 1.11 A 2a-to-a encoder outputs an a-bit binary number equal to the index of the single 1 among its 2a inputs.

Programmable Combinational Parts Figure 1.12 Programmable connections and their use in a PROM.

Figure 1.13 Programmable combinational logic: general structure and two classes known as PAL and PLA devices. Not shown is PROM with fixed AND array (a decoder) and programmable OR array.

PLD: Short for programmable logic device, a generic term for an integrated circuit that can be programmed in a laboratory to perform complex functions. (i) PROMs (Programmable Read Only Memory) - offer high speed and low cost for relatively small designs (ii) PLAs (Programmable Logic Array) - offer flexible features for more complex designs (iii) PAL/GALs (Programmable Array Logic/Generic Array Logic) - offer good flexibility and are faster and less expensive than PLAs

Example: f = x + y + z, using circuit in Fig.13b Figure 1.14 Timing diagram for a circuit that exhibits glitching.

CMOS: Complementary metal–oxide–semiconductor

B (Vout ) s A (Vin ) s P N A (Vin ) B (Vout ) C s s s s s The CMOS transmission gate B (Vout ) s A (Vin ) s P N A (Vin ) B (Vout ) C s MOS Circuit TG Symbol s The conduction path through TG is controlled by complementary signals & s s A B=A (or Z when S=0) In steady state s A(Vin) S Tn Tp B (Vout) 0 0 off off Z (high impedance state (blocks logic flow)) 0 1 on off 0 (nMOS passes strong 0, pMOS off when Vout<Vthp) 1 0 off off Z (high impedance state (blocks logic flow)) 1 1 off on 1 (pMOS passes strong 1, nMOS off when Vout>Vdd-Vthn )