Logic Design CS221 1 st Term 2009-2010 Storage (memory) Cairo University Faculty of Computers and Information.

Slides:

Advertisements

Similar presentations

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Advertisements

Give qualifications of instructors: DAP

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Latches. Outline  Pulse-Triggered Latch  S-R Latch  Gated S-R Latch  Gated D Latch.

Digital Logic Design ESGD2201

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Flip-Flops, Registers, Counters, and a Simple Processor

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.

Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.

Logical Circuit Design Week 11: Sequential Logic Circuits Mentor Hamiti, MSc Office ,

Digital Logic Design Lecture 22. Announcements Homework 7 due today Homework 8 on course webpage, due 11/20. Recitation quiz on Monday on material from.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

ECE 331 – Digital System Design Flip-Flops and Registers (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

Spring 2002EECS150 - Lec14-seq1 Page 1 EECS150 - Digital Design Lecture 14 - Sequential Circuits I (State Elements) March 12, 2002 John Wawrzynek.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

Fall 2007 L16: Memory Elements LECTURE 16: Clocks Sequential circuit design The basic memory element: a latch Flip Flops.

Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.

ETE Digital Electronics

Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

COE 202: Digital Logic Design Sequential Circuits Part 1

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Logic Design CS221 1 st Term sequential circuits Cairo University Faculty of Computers and Information.

Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.

Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.

1.8 Binary Storage and Registers

Faculty of Computers and Information

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.

CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.

Introduction to Sequential Logic

Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.

Sequential logic circuits

Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Synchronous Sequential Logic Part I

5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Figure 10.1 Cross-NOR S-R flip-flop: (a) Set condition; (b) Reset condition.

Chapter5: Synchronous Sequential Logic – Part 1

ECE 545—Digital System Design with VHDL Lecture 1

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #3 Flip-Flops, Registers, Shift registers, Counters, Memory 3/3/2005.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

Dept. of Electrical Engineering

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

7. Latches and Flip-Flops Digital Computer Logic.

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

Digital Logic & Design Dr. Waseem Ikram Lecture 39.

Prof. Hsien-Hsin Sean Lee

Chapter 5 Sequential Circuits.

Presentation transcript:

Logic Design CS221 1 st Term Storage (memory) Cairo University Faculty of Computers and Information

24/10/2009 cs221 – sherif khattab 2 Administrivia homework #3 due Dec. 8 th in lecture Project design due Dec. 8 th in lecture course web site: 

24/10/2009 cs221 – sherif khattab 3 multiplexers with 3-state gates 3-state gates  logic 0  logic 1  high-impedance (open)‏ 3-state buffer gate

24/10/2009 cs221 – sherif khattab 4 multiplexers with 3-state gates

24/10/2009 cs221 – sherif khattab 5 multiplexers with 3-state gates

24/10/2009 cs221 – sherif khattab 6 storage elements storage (memory) elements store bits while power is on until input signals cause them to switch the stored bits stored n bits input signals

24/10/2009 cs221 – sherif khattab 7 storage elements latches:  storage elements that operate on the levels of input signals (0 or 1)‏  level-sensitive flip-flops:  storage elements that operate on the transitions in input signals (0->1 or 1->0)‏  edge-sensitive flip-flops are more common. flip-flops are constructed from latches.

24/10/2009 cs221 – sherif khattab 8 SR-latch 2 inputs: S (Set) and R (Reset)‏ 2 outputs: Q and Q' Function Table

24/10/2009 cs221 – sherif khattab 9 SR-latch with enable

24/10/2009 cs221 – sherif khattab 10 D latch

24/10/2009 cs221 – sherif khattab 11 graphic symbols for latches

24/10/2009 cs221 – sherif khattab 12 D flip-flop edge-triggered

24/10/2009 cs221 – sherif khattab 13 D flip-flop