CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.

Slides:



Advertisements
Similar presentations
Digital Design: Combinational Logic Blocks
Advertisements

Encoders Three-state devices Multiplexers
Documentation Standards
©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.
CS 151 Digital Systems Design Lecture 15 Magnitude Comparators and Multiplexers.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Multiplexers, Decoders, and Programmable Logic Devices
1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.

©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © Cengage Learning, Engineering. All Rights.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.
Dewan Tanvir Ahmed SITE, UofO
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Building Functions.
Figure to-1 Multiplexer and Switch Analog
Combinational Logic Chapter 4.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
DIGITAL SYSTEMS Logic design practice Rudolf Tracht and A.J. Han Vinck.
Three-state devices Multiplexers
Digital Logic Design Review Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM 2010.
Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.
Combinational Design, Part 3: Functional Blocks
Digital Logic Design Lecture # 9 University of Tehran.
1 EE121 John Wakerly Lecture #6 Three-state Outputs Encoders Multiplexers XOR gates.
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Chapter 33 Basic Logic Gates. 2 Objectives –After completing this chapter, the student should be able to: Identify and explain the function of the basic.
ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.
Decoder/Demultiplexer
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Combinational Circuits by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
1 Outline Bus Transfer Memory Transfer Microoperations.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Lecture 11 Timing diagrams Hazards.
Chapter # 4: Programmable Logic
Fall 2004EE 3563 Digital Systems Design EE 3563 Encoders  When a device’s output has few bits than the input, it is usually called an “encoder”  It essentially.
CEC 220 Digital Circuit Design NAND/NOR Multi-Level Circuits
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Digital Design Lecture 8 Combinatorial Logic (Continued)
3.13 How many output lines will a five-input decoder have?
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Multiplexer.
CEC 220 Digital Circuit Design Decoders, Encoders, & ROM Wed, February 19 CEC 220 Digital Circuit Design Slide 1 of 18.
Mu.com.lec 11.  Used not only to perform addition but also to perform subtraction, multiplication and division  The most basic of the adders is the.
Circuit Synthesis A logic function can be represented in several different forms:  Truth table representation  Boolean equation  Circuit schematic 
CHAPTER 13 Digital Logic Circuits. Figure Voltage analog of internal combustion engine in-cylinder pressure Figure 13.1.
ECE 3130 Digital Electronics and Design
Logic Gates.
This chapter in the book includes: Objectives Study Guide
Multiplexer.
Reference: Chapter 3 Moris Mano 4th Edition
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
ECE 434 Advanced Digital System L03
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
KS4 Electricity – Electronic systems
13 Digital Logic Circuits.
CSCE 211: Digital Logic Design
Electronics for Physicists
Department of Electronics
Presentation transcript:

CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20

Lecture Outline Mon, Oct 5 CEC 220 Digital Circuit Design Timing Diagrams Multiplexers Tri-State Buffers Slide 2 of 20

Timing Diagrams Mon, Oct 5 CEC 220 Digital Circuit Design Problem:  Real signals do NOT change instantaneously  Real hardware (i.e., gates) do not respond immediately Resolution:  Look at the signals vs time  Timing diagrams!! Slide 3 of 20

Timing Diagrams Effect of Gate Delays Mon, Oct 5 CEC 220 Digital Circuit Design Consider the simple circuit:  Assume that all gates have a 10 ns delay The outputs may not be defined at the start!! 10 ns Slide 4 of 20

Timing Diagrams Hazards in Combinational Logic Mon, Oct 5 CEC 220 Digital Circuit Design Glitches:  The inverter has a 10 ns delay  The AND gate has a 5 ns delay A B C 10 ns 5 ns Slide 5 of 20 What should C=?

Timing Diagrams Hazards in Combinational Logic Mon, Oct 5 CEC 220 Digital Circuit Design A Static 1-Hazard A Static 0-Hazard Dynamic Hazards Slide 6 of 20

Multiplexers A 2:1 Multiplexer Mon, Oct 5 CEC 220 Digital Circuit Design A Multiplexer (or data selector) uses a control input(s) to select one of multiple inputs.   Z =0=1 Slide 7 of 20

Multiplexers 4:1 and 8:1 Multiplexers Mon, Oct 5 CEC 220 Digital Circuit Design 2 n input data lines n select lines 4:1 MUX I0I1I2I3I0I1I2I3 A B Z Data Inputs Control Inputs Slide 8 of 20

Multiplexers An Example Mon, Oct 5 CEC 220 Digital Circuit Design Problem:  Use an 8:1 MUX to implement the following truth table. ABCZ Slide 9 of 20

Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Problem:  Real world gates have limited output current drive capability (fan-out) The OR gate may NOT be able to Drive all of the AND gates Solution: Use a buffer Slide 10 of 20

Tri-State Buffers Mon, Oct 5 CEC 220 Digital Circuit Design A Tri-State or Three-State buffer  Output can be low, high, or high impedance (High-Z) B=0 B=1 Slide 11 of 20 A - Input B - Control C - Output A - Input B - Control C - Output

Tri-State Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Four kinds of Tri-State State buffers  Output can be low (0), high (1), or high impedance (Z) Slide 12 of 20 Non-Inverting Inverting Inverted Control Inverted Control & Op Inverted Control & Op

Tri-State Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Can use tri-state buffers to build a MUX: When B is low select A, or When B is high select C Slide 13 of 20 How would I build a 4:1 MUX?

Tri-State Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Problem: IC’s have a limited number of pins  Can use a given pin for either input or output Slide 14 of 20

Examples Mon, Oct 5 CEC 220 Digital Circuit Design Realize a 4:1 MUX, using an 8:1 MUX. Slide 15 of 20

Examples Mon, Oct 5 CEC 220 Digital Circuit Design Make an 8:1 MUX, using four 2:1 & one 4:1 MUX Slide 16 of 20

Examples Mon, Oct 5 CEC 220 Digital Circuit Design Use an 8:1 MUX to implement the function ABCf ABCf Slide 17 of 20

Examples Mon, Oct 5 CEC 220 Digital Circuit Design Use an 4:1 MUX to implement the function ABCf Slide 18 of 20

Examples Mon, Oct 5 CEC 220 Digital Circuit Design Use an 2:1 MUX to implement the function ABCf A BC Slide 19 of 20

Next Lecture Mon, Oct 5 CEC 220 Digital Circuit Design Decoders and Encoders Read-Only Memories (ROMs) Slide 20 of 20