LECTURE VII SECTION 4.12 PART 1 MODELS OF COMBINATIONAL CIRCUITS.

Slides:

Advertisements

Similar presentations

//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.

Advertisements

The Verilog Hardware Description Language

Supplement on Verilog adder examples

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  Widely used in logic design  Describe hardware  Document logic functions.

Lecture 2: Hardware Modeling with Verilog HDL

ENEE 408C Lab Capstone Project: Digital System Design Verilog Tutorial Class Web Site:

ENEE 408C Lab Capstone Project: Digital System Design Verilog Tutorial Class Web Site:

ENEE 408C Lab Capstone Project: Digital System Design Spring 2006 Class Web Site:

B. RAMAMURTHY Hardware Description Language 8/2/

Lecture # 12 University of Tehran

Arithmetic Operations and Circuits Lecture 5. Binary Arithmetic let’s look at the procedures for performing the four basic arithmetic functions: addition,

Chap. 2 Hierarchical Modeling Concepts. 2 Hierarchical Modeling Concepts Design Methodologies 4-bit Ripple Carry Counter Modules Instances Components.

each of these is an instantiation of “full_adder”

CORRECTION Last session, I have made a mistake about two digital coding methods. I explained Hamming code as Grey code mistakenly. Here is correct explanation.

ECE 2372 Modern Digital System Design

ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.

1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,

Figure 5.1. Conversion from decimal to binary.. Table 5.1. Numbers in different systems.

Figure 5.1. Conversion from decimal to binary.. Table 5.1. Numbers in different systems.

Combinational Logic. Digital Circuits Introduction Logic circuits for digital systems may be combinational or sequential. A combinational circuit.

CS 3850 Lecture 3 The Verilog Language. 3.1 Lexical Conventions The lexical conventions are close to the programming language C++. Comments are designated.

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 3: Structural Modeling Spring 2009 W. Rhett.

Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.

CPEN Digital System Design

Module 2.1 Gate-Level/Structural Modeling UNIT 2: Modeling in Verilog.

Module 1.2 Introduction to Verilog

1 CSE-308 Digital System Design (DSD) N-W.F.P. University of Engineering & Technology, Peshawar.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

1 CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits 4-1,2: Iterative Combinational Circuits and Binary Adders.

Number Systems and Circuits for Addition Lecture 5 Section 1.5 Thu, Jan 26, 2006.

LECTURE III INTRODUCTION TO HDL/VERILOG. HDL: Hardware Description Languages (Verilog for this class) are a way in which digital circuits can be described.

CPEN Digital System Design

Number Systems and Circuits for Addition – Binary Adders Lecture 6 Section 1.5 Fri, Jan 26, 2007.

Introduction to Verilog. Data Types A wire specifies a combinational signal. – Think of it as an actual wire. A reg (register) holds a value. – A reg.

Multiplexers Section Topics Multiplexers – Definition – Examples – Verilog Modeling.

Slide 1 3.VHDL/Verilog Description Elements. Slide 2 To create a digital component, we start with…? The component’s interface signals Defined in MODULE.

COE 202 Introduction to Verilog Computer Engineering Department College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals.

Addition and multiplication Arithmetic is the most basic thing you can do with a computer, but it’s not as easy as you might expect! These next few lectures.

Chapter1: Introduction Digital System Designs and Practices Using Verilog HDL and 2008~2010, John Wiley 1-1 Chapter 1: Introduction Prof. Ming-Bo.

LECTURE V TEST BENCHES. As your projects become more complex and multiple modules are employed, it will no longer be possible to simulate them as we did.

Introduction to Verilog. Structure of a Verilog Program A Verilog program is structured as a set of modules, which may represent anything from a collection.

CS151 Introduction to Digital Design Chapter 4: Arithmetic Functions and HDLs 4-1: Iterative Combinational Circuits 4-2: Binary Adders 1Created by: Ms.Amany.

LECTURE VI USER DEFINED PRIMITIVES GATE-LEVEL MODELING.

Addition and multiplication1 Arithmetic is the most basic thing you can do with a computer, but it’s not as easy as you might expect! These next few lectures.

Hardware Description Languages: Verilog

Introduction to Verilog

Discussion 2: More to discuss

Lecture 2 Supplement Verilog-01

Hardware Description Languages: Verilog

Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-I]

Chapter 4 Combinational Logic

Introduction to Verilog

Behavioral Modeling in Verilog

Introduction To Verilog-HDL

FIGURE 4.1 Block diagram of combinational circuit

Structural style Modular design and hierarchy Part 1

Number Systems and Circuits for Addition

فصل چهارم مدارهای ترکیبی.

Introduction to Verilog

Supplement on Verilog adder examples

Introduction to Verilog

The Verilog Hardware Description Language

Introduction to Verilog

Today’s Lab Start working with Xilinx

COE 202 Introduction to Verilog

Presentation transcript:

LECTURE VII SECTION 4.12 PART 1 MODELS OF COMBINATIONAL CIRCUITS

Gate-level modeling Uses instantiations of predefined primitives and user defined primitives. Outputs of these primitives are assigned by the simulator to be one of four possible conditions: 1) 1 or HI 2) 0 or LOW 3) z or high impedance: As with a non-enabled tri- state buffer 4) x or unknown: As when certain inputs have not been forced HI or LOW and the simulator has no way of knowing what the output should be.

Some identifiers can have multiple bit widths, called vectors. For example: output [0:3] D represents an output identifier (D) with four different outputs (vectors) which are represented as D[0], D[1], D[2], & D[3]. The leftmost number within the brackets of the original statement is the MSB (most significant bit), in this case D[0].

An example of a vector can be seen in this module of a 2 to 4 line decoder:

Note that D, both in the Objects box and the Wave box cannot be fully seen until expanded by clicking on the "+" button to the left of the "D" identifier.

There are two types of approaches to writing Verilog code which involve multiple modules which instantiate each other in a hierarchical manner. The first is known as bottom-up which means that the building blocks for the main module are written first. The second is known as top-down in which the main module is written first followed by the building block modules which it will instantiate. It is important to note that one module CANNOT be written within another module, i.e. between the keywords module and endmodule. Remember, Verilog does NOT employ a downflow programming style so either approach works in all cases.

Show below is a Verilog project showing a 4- bit ripple carry adder using a bottom-up approach. As a reminder, shown here are the schematics for the half-adder and the full-adders needed to make the 4-bit adder:

Show below is the Verilog code for the 4-bit ripple carry adder.

Adding and then