False asymmetries/Ground Loops David Bowman 4/27/12.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

MOTION CONTROL ECE 105 Industrial Electronics Engr. Jeffrey T. Dellosa College of Engineering and Information Technology Caraga State University Ampayon,
ECG Biopotential Amplifier ASHLEY MULCHRONE ZEXI LIU.
ENTC 4350 HOMEWORK SET 3 Chapter 5.
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Sampling process Sampling is the process of converting continuous time, continuous amplitude analog signal into discrete time continuous amplitude signal.
Chapter 7 Principles of Analog Synthesis and Voltage Control Contents Understanding Musical Sound Electronic Sound Generation Voltage Control Fundamentals.
Kay Graf Physics Institute 1 University of Erlangen ARENA 2006 University of Northumbria June 28 – 30, 2006 Integration of Acoustic Neutrino Detection.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Spectrum analyser basics Spectrum analyser basics 1.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
Operation Amplifier. Golden Rules of OP Amp 1.i in =0, no current flow into op amp. 2.V + =V - Typically one end of op amp is connected to ground, therefore,
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Sound Targeting Platform Andrew Lenharth Michael Schaffer Quang Luu CSE 477 May 22, 2001.
TF Joint Voltage Drop Instrumentation Robert Marsala (609) Hans Schneider (609) Engineering Operations August 7, 2003 TF_JOINT_Final_Design_Review.ppt.
ابزاردقیق ارائه دهم. The device has 2 input ports, named inverting ( - ) input and non-inverting (+) input. The output is simply an amplified signal of.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
TRIUMF Qweak Electronics Des Ramsay Nov Status of Electronics November, 2008  36 VME modules (# 001 and # ) delivered to JLab  001, 003,
Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
1 ELE5 COMMUNICATIONS SYSTEMS REVISION NOTES. 2 Generalised System.
ECL trigger for Super Belle B.G. Cheon (Hanyang U)‏ KEK 1 st open meeting of the Super KEKB Collaboration.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
BKLM RPC Signal & Ground Schematic Gerard Visser, Indiana University (for the barrel KLM team) 10th B2GM, 11/2011 magnet structure GND 7mm FOAM 3mm GLASS.
Sound Targeting Platform Andrew Lenharth Michael Schaffer Quang Luu CSE 477 April 24, 2001.
Preamplifiers : BGA 2003 (Silicon MMIC amplifier): In general, the function of a preamp is to amplify a low-level signal to line-level. DESCRIPTION: Silicon.
Operational Amplifiers The operational amplifier, also know as an op amp, is essentially a voltage amplifier with an extremely high voltage gain. One of.
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
Gain stability and the LYSO beam radiation monitor measurements
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
SRS Calibration Michael Phipps, Bob Azmoun, Craig Woody 1.
05/12/2014 Gerrit Jan Focker, BE/BI/PM 1 PSB-Injection H - and H 0 Dump detectors and Stripping Foil current measurement.
ISOLATION AMPLIFIERS ( PAGE 725 ) BY : Muhammad Afif bin Mohd Azuan Ahmad Syahmi bin Berahim.
EKT 314/4 WEEK 5 : CHAPTER 3 SIGNAL CONDITIONING ELECTRONIC INSTRUMENTATION.
 The differentiator or differentiating amplifier is as shown in figure.  This circuit will perform the mathematical operation of differentiation.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
For more course tutorials visit ECET 310 Entire Course (Devry) For more course tutorials visit ECET 310 Week 1 Homework.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
Developing a Sonar Sub-System for a Submarine to Obtain Time Delays between Received Signals Gary Eades Dy Eang Diana Fuertes 12/04/2007 ECE4884 L03 Dr.
SIGNAL CONDITIONING Signal conditioning is stage of instrumentation system used for modifying the transduced signal into a usable format for the final.
BI-day 2014, The SEM-grid renovation project Michel Duraffourg
Analogue Electronics Circuit II EKT 214/4
Feedback No feedback : Open loop (used in comparators)
Data Acquisition (DAQ) Status
S-D analog to digital conversion
EMC Electronics and Trigger Review and Trigger Plan
Things You Must Know About Anti-lock Braking System
ECET 310 Competitive Success/snaptutorial.com
ECET 310 Education for Service-- snaptutorial.com.
ECET 310 Teaching Effectively-- snaptutorial.com.
Front-end electronic system for large area photomultipliers readout
تقویت کننده های عملیاتی
CBC Fundamentals Lecture is based on material from Robotic Explorations: A Hands-on Introduction to Engineering, Fred Martin, Prentice Hall, 2001.
Digital Acquisition of Analog Signals – A Practical Guide
Filters A filter removes a signal’s unwanted frequency components.
Digital Control Systems Waseem Gulsher
BESIII EMC electronics
8.5 Modulation of Signals basic idea and goals
RPC Front End Electronics
Noise I Abigail Firme.
Presentation transcript:

False asymmetries/Ground Loops David Bowman 4/27/12

Why do we need a filter? The signal consists of a large number of pulses with widths of ~ 2 micro second We sample at ~ 20 micro sec intervals (50 KHz rate) It is necessary to form a time average of the signal to avoid loss of information because if the pulse width is less than the sampling interval, some pulsed don’t contribute

Time response of different filters Time The desirable feature of the Bessel filter is that the time response does not have oscillations.

Signal flow Detector, preamp TRIUMF adjustable gain module Sum and difference and filter Amplifier – Ring sums and detector differences VME 3 – ADC of Ring Sums, spin state and monitors VME2 – ADC of detector differences Different components are located in different crates and racks. – Communication by ground loops – Communication within Sum, Difference, and Filter box via ground loops and stray capicatance

Ground loops If the loop is defined by conductors, E appears across the largest resistance

Reconfigure analog signal processing chain Eliminate TRIUMF gain box, Sum and difference box, Ring sums Build new Bessel filter box with (gain of 3 -> gain of 6) connected to detector signals by twinex (shielded twisted pair) and connected to ADC’s in VME2 by twinex.

Least bit ADC noise –staircase problem  is bin width,  is RMS noise on analog signal. If  is ~.5 , average ADC signal ~ input signal It is possible to achieve 6 V detector signal, and  ~.5 