Four LEDs are connected to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. Quiz 4.1 mov.b#0x0f,&P4DIR 1.and.b#0xf0,&P4OUT.

Slides:

Advertisements

Similar presentations

The CPU The Central Presentation Unit What is the CPU?

Advertisements

S04: MSP430 Microarchitecture

2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.

Microprocessor.  The CPU of Microcomputer is called microprocessor.  It is a CPU on a single chip (microchip).  It is called brain or heart of the.

Computer Systems. Computer System Components Computer Networks.

1-1 Microprocessor Engineering Microprocessor Systems Microcontrollers Infineon 16-bit Processor Family  specifically 167CS microcontroller C Programming.

Chapter 0 Introduction to Computing

1 Homework Reading –Professional Assembly Language, pp 17-32, Continue work on mp1 –Questions? Lab with your assigned section this week.

Processor Types And Instruction Sets Barak Perelman CS147 Prof. Lee.

Chapter 6 – MSP430 Micro-Architecture

The MSP430xxxx Department of Electrical and Computer Engineering

Part II: Addressing Modes

Required:PM: Ch 8.1-3, pgs Recommended:Wiki: Microarchitecture Wiki: Addressing_mode Wiki: Three-state logicWiki: Microarchitecture Wiki: Addressing_mode.

Chapter 8 CPU Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.

Quiz 3.1  Compiler friendly  Larger code sizes (~30%)  Complicated microcode  Fewer instructions  Easier to validate  Emphasis on hardware.

Basic Operational Concepts of a Computer

A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.

S03: Instruction Set Architecture

Dr. Rabie A. Ramadan Al-Azhar University Lecture 6

Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.

Port Mapped I/O.

Basic Architecture Lecture 15. In general, if the number of bits is n, then the number of different combinations of 0s and 1s that can be made is 2 n.

Computer Science 210 Computer Organization The von Neumann Architecture.

Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.

Memory and Addressing How and Where Information is Stored.

The CPU Central Processing Unit. 2 Reminder - how it fits together processor (CPU) memory I/O devices bus.

Today… Homework #4 due today. Lab 4 – Microarchitecture due Friday. microArch430.exe – Rev 2.1a Download from website Report any problems Questions? BYU.

Section one revision:1. Computer Systems To be able to Identify and describe computer systems To demonstrate an understanding of the Central Processing.

Lab 4: MSP430 Microarchitecture

Input-Output Organization

Computer Architecture Lecture 03 Fasih ur Rehman.

Lecture 3 – MSP430 ISA The Instruction Set Reading: Chapter 5: Architecture of the MSP430 Processor.

The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP

Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29

I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.

Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.

1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.

The Processor & its components. The CPU The brain. Performs all major calculations. Controls and manages the operations of other components of the computer.

Chapter 3 – Instruction Set Architecture. Instruction Length and Cycles.

CPE 323 Introduction to Embedded Computer Systems: The MSP430X Architecture Instructor: Dr Aleksandar Milenkovic.

Chapter 20 Computer Operations Computer Studies Today Chapter 20.

Click to edit Master title style Click to edit Master text styles – –Second level Third level – –Fourth level » »Fifth level 1 – –Second level Third level.

1 ADDRESSING MODES Addressing Modes: * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually.

Computer System Structures

Homework Reading Lab with your assigned section starts next week

What Computers Can and Cannot Do

TIMING DIAGRAM OF 8085 By Sadhish Prabhu.

CPU How computers work Address bus Data bus Control bus A ALU B PC: C

ECE 3430 – Intro to Microcomputer Systems

Immediate Addressing Mode

S04: MSP430 Microarchitecture

Computer Science 210 Computer Organization

ECE 3430 – Intro to Microcomputer Systems

Quiz 4.1 Four LEDs are attached to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. P4.7 P4.6 P4.5 P4.4 P4.3.

ECE 3430 – Intro to Microcomputer Systems

Homework Reading Continue work on mp1

Design of the Control Unit for Single-Cycle Instruction Execution

Instruction Formats Each instruction consists of two parts:

The fetch-execute cycle

عمارة الحاسب.

Introduction to Microprocessors and Microcontrollers

Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.

Architectural Overview

Processor Organization and Architecture

CS 140 Lecture Notes: Virtual Machines

Computer Organization and Assembly Languages Yung-Yu Chuang 2005/09/29

Review: The whole processor

Computer Concept and Practice

Presentation transcript:

Four LEDs are connected to Port 4, bits 0 thru 3. Indicate which LEDs are ON/OFF after each instruction is executed. Quiz 4.1 mov.b#0x0f,&P4DIR 1.and.b#0xf0,&P4OUT 2.bis.b#0x09,&P4OUT 3.xor.b#0x0f,&P4OUT 4.bic.b#0x06,&P4OUT 5.add.b#0x03,&P4OUT P4.7P4.6P4.5P4.4 P4.3P4.2P4.1P4.0

Quiz ALU 2.Clocks 3.Control 4.I/O 5.Memory 6.Peripherals 7.Registers a.Address space b.Execution speed c.External devices d.Fast memory e.Finite State Machine f.Memory mapped g.Word length Match the following terms: Name___________________ Section_______

Quiz add.w tab(r10),r9 2.and.w &mask,r12 3.bis.b #0x08,r6 4.mov.b cnt,r11 5.mov.w r4,r5 6.mov.w #100,r14 a.Absolute b.Constant c.Immediate d.Indexed register e.Indirect auto-increment f.Indirect register g.Register h.Symbolic Match the following source operand modes:

PC Quiz 4.4 Present the destination operand of the following instruction to the ALU: add.w r4,cnt ; M[cnt] += r4 cnt Memory Registers CPU ADDER IR PC ALU 0x5480 R4 0x0218 0x5480