Bi-CMOS Prakash B.

Slides:



Advertisements
Similar presentations
Chapter 10 Digital CMOS Logic Circuits
Advertisements

Topics Electrical properties of static combinational gates:
Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
Latch-Up and its Prevention Latch is the generation of a low- impedance path in CMOS chips between the power supply and the ground rails due to interaction.
CSET 4650 Field Programmable Logic Devices
TTL (Transistor Transistor Logic).  Transistor Transistor logic or just TTL, logic gates are built around only transistors.  TTL was developed in 1965.
Digital Electronics Logic Families TTL and CMOS.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
CMOS Family.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
From analog to digital circuits A phenomenological overview Bogdan Roman.
Voltage Transfer Characteristic for TTL
VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
Logic Families Introduction.
The CMOS Inverter Slides adapted from:
Digital Integrated Circuits for Communication
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Digital logic families
CSET 4650 Field Programmable Logic Devices
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
Digital IC Family.
1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.
Ch 10 MOSFETs and MOS Digital Circuits
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
MOS Transistors The gate material of Metal Oxide Semiconductor Field Effect Transistors was original made of metal hence the name. Present day devices’
Electrical Characteristics of Logic Gates Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture 2 1 Computer Elements Transistors (computing) –How can they be connected to do something useful? –How do we evaluate how fast a logic block is?
Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
1 Power Dissipation in CMOS Two Components contribute to the power dissipation: »Static Power Dissipation –Leakage current –Sub-threshold current »Dynamic.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Chapter 4 Logic Families.
Microelectronic Circuits - Fourth Edition Sedra/Smith 0 PowerPoint Overheads to Accompany Sedra/Smith Microelectronic Circuits 4/e ©1999 Oxford University.
DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.
Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Low Power – High Speed MCML Circuits (II)
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
IC Logic Families Wen-Hung Liao, Ph.D.
Digital Electronics 2 - Transistors Introduction to CAD Naehyuck Chang
Basics of Energy & Power Dissipation
11-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon Latch-up & Power Consumption Latch-up Problem Latch-up condition  1   2 >1 GND Vdd.
EE210 Digital Electronics Class Lecture 10 April 08, 2009
Solid-State Devices & Circuits
BiCMOS Technology   Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to.
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE Electronics Circuit Design Digital Logic Gates 14.2nMOS Logic Families 14.3Dynamic MOS Logic Families 14.4CMOS Logic Families 14.5TTL Logic.
Dynamic Logic.
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.
Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
7-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon MOS Inverter — All essential features of MOS logic gates DC and transient characteristics.
CMOS LOGIC STRUCTURE. 1.CMOS COMPLEMENTARY LOGIC CMOS is a tech. for constructing IC. CMOS referred to as Complementary Symmetry MOS(COS-MOS) Reason:
CMOS technology and CMOS Logic gate. Transistors in microprocessors.
Logic Families.
Different Types of Transistors and Their Functions
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Seminar On Bicmos Technology
BiCMOS Technology   Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to.
EI205 Lecture 15 Dianguang Ma Fall 2008.
Digital Computer Electronics TTL
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Basic electrical properties
Chapter – 2 Logic Families.
Presentation transcript:

Bi-CMOS Prakash B

Bi-CMOS Technology Combines Bipolar & CMOS transistors in a single integrated circuit. By retaining benefits of bipolar and CMOS, Bi-CMOS is able to achieve VLSI circuits with speed-power-density performance previously unattainable with either technology individually.

Characteristics of CMOS technology Advantages of CMOS over Bipolar Lower static power dissipation Higher noise margins Higher packing density-lower manufacturing cost per device High yield with large integrated complex functions

Characteristics of CMOS technology Other CMOS advantages High input impedance (low drive current) Scalable threshold voltage High delay sensitivity to load (fan-out limitations) Low output drive current (issue when driving large capacitive loads) Low transconductance, where transconductance, gm α vin Bi-directional capability (drain & source are interchangeable) A near ideal switching device

Characteristics of Bipolar technology Advantages of Bipolar over CMOS Higher switching speed Higher current drive per unit area, higher gain Generally better noise performance & better high frequency characteristics Better analog capability Improved I/O speed (particularly significant with the growing importance of package limitations in high speed system)

Characteristics of Bipolar technology Other Bipolar advantages Lower input impedance (high drive current) Low voltage swing logic Low packing density Low delay sensitivity to load High gm ( gm α vin ) High unity gain bandwidth at low currents essentially unidirectional

Combined advantages in Bi-CMOS technology It follows that Bi-CMOS technology goes some way towards combining the virtues of both CMOS & Bipolar technologies Design uses CMOS gates along with Bipolar totem-pole stage where driving of high capacitance loads is required

Combined advantages in Bi-CMOS technology Resulting benefits of Bi-CMOS technology over solely CMOS or solely Bipolar Improved speed over purely-CMOS technology Lower power dissipation than purely-bipolar technology (simplifying packaging and board requirements) Flexible I/Os i.e., Bi-CMOS technology is well suited for I/O intensive applications. ECL, TTL and CMOS input and output levels can easily be generated with no speed or tracking consequences Latch up immunity

The simplified Bi-CMOS inverter Two Bipolar transistors (T3 & T4), one nMOS & one pMOS transistors The MOS switches perform logic functions & bipolar transistors drive the output load Vin = 0v T1 is OFF, therefore T3 is not conducting T2 is ON- supplies current to base T4 T4 base voltage set to VDD T4 conducts & acts as current source to charge load CL towards VDD Vin = VDD T2 is OFF, therefore T4 is not conducting T1 is ON & supplies current to base of T3 T3 conducts & acts as current sink to discharge load CL towards 0v

The simplified Bi-CMOS inverter T3 & T4 present low impedances when turned on into saturation & load CL will be charged or discharged rapidly Output logic levels will be good & will be close to rail voltages since VCEsat is quite small & VBE  0.7V. Therefore, inverter has high noise margins   Inverter has high input impedance, i.e., MOS gate input  Inverter has low output impedance Inverter has high drive capability but occupies a relatively small area However, this is not a good arrangement to implement since no discharge path exists for current from the base of either bipolar transistor when it is being turned off, i.e., when Vin=Vdd, T2 is off and no conducting path to the base of T4 exists when Vin=0, T1 is off and no conducting path to the base of T3 exists This will slow down the action of the circuit

The Conventional Bi-CMOS circuit Two additional nMOS devices have been added (T5 & T6) These transistors provide discharge path for transistors base currents during turn-off Vin = 0v T1 is off. Therefore T3 is non-conducting T2 ON - supplies current to base of T4 T4 base voltage set to Vdd. T5 is turned on & clamps base of T3 to GND. T3 is turned off. T4 conducts & acts as current source to charge load CL towards Vdd. Vin = Vdd T2 is off, T1 is on and supplies current to the base of T3 T6 is turned on and clamps the base of T4 to GND. T4 is turned off. T3 conducts & acts as a current sink to discharge load CL towards 0V

The Conventional Bi-CMOS circuit Again, this BiCMOS gate does not swing rail to rail. Hence some finite power is dissipated when driving another CMOS or BiCMOS gate. The leakage component of power dissipation can be reduced by varying the BiCMOS device parameters

More advanced Bi-CMOS structures Various types of BiCMOS gates have been devised to overcome the shortcomings of the conventional BiCMOS gate BiCMOS devices are available which provide the full Vdd to GND voltage swing There is a common theme underlying all BiCMOS gates : All have a common basic structure of a MOSFET (p or n) driving a bipolar transistor (npn or pnp) which drives the output BiCMOS can provide applications with CMOS power & densities at speeds which were previously the exclusive domain of bipolar. This has been demonstrated in applications ranging from static RAMs to gate arrays to µ-processors. BiCMOS fills the market niche between very high speed, but power hungry bipolar ECL (Emitter Coupled Logic) and very high density, medium speed CMOS

More advanced Bi-CMOS structures The concept of ‘system on a chip’ becomes a reality with BiCMOS. Most gates in ROM, ALU, register subsystems etc do not have to drive large capacitive loads. Hence the use of BiCMOS technology would give no speed advantage. To take maximum advantage of available silicon technologies, the following mix of technologies in a silicon system might be used : CMOS for logic BiCMOS for I/O and driver circuits ECL for critical high speed parts of the system

Further advantages of Bi-CMOS technology BiCMOS devices offer many advantages where high load current sinking and sourcing is required. The high current gain of the NPN transistor greatly improves the output drive capability of a conventional CMOS device. Large circuits can impose severe performance penalties due to simultaneously switching, noise, internal clock skews and high nodal capacitances in critical paths - BiCMOS has demonstrated superiority over CMOS in all of these factors.  BiCMOS can take advantage of any advances in CMOS and/or bipolar technology, greatly accelerating the learning curve normally associated with new technologies.

Are there disadvantages with Bi-CMOS technology? Higher costs, results in a 1.25 to 1.4 times increase in cost over conventional CMOS. Greater process complexity compared to CMOS Longer fabrication cycle time

Thank you.,