1 Outline Bus Transfer Memory Transfer Microoperations.

Slides:



Advertisements
Similar presentations
Computer Architecture CS 215
Advertisements

CPEN Digital System Design
KU College of Engineering Elec 204: Digital Systems Design
REGISTER TRANSFER LANGUAGE (RTL)
Chapter 4 Register Transfer and Microoperations
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Chapter 7 Henry Hexmoor Registers and RTL
Princess Sumaya University
ARITHMETIC LOGIC SHIFT UNIT
1 Register Transfer &  -operations Computer Organization Computer Architectures Lab REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register.
8085 processor. Bus system in microprocessor.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 7 – Registers.
Chapter 7. Register Transfer and Computer Operations
Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #4 Register Transfer and Microoperations 23/2/2006 Chapter 4:
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © Cengage Learning, Engineering. All Rights.
Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Chapter 4 Register Transfer and Microoperations
Adders, subtractors, ALUs
Combinational Logic Chapter 4.
Computer System Configuration and Function Computer Architecture and Design Lecture 6.
Review We have introduced registers previously.
Unit I Digital computer: functional units and their interconnections Mr. Mukul Varshney.
CSC321 Where We’ve Been Binary representations Boolean logic Logic gates – combinational circuits Flip-flops – sequential circuits Complex gates – modules.
Chapter 4 Register Transfer and Micro -operations
REGISTER TRANSFER AND MICROOPERATIONS
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Computer System Architecture © Korea Univ. of Tech. & Edu. Dept. of Info. & Comm. Chap. 4 Register Transfer and Microoperations 4-1 Chap. 4 Register Transfer.
Exam2 Review Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
1 Chapter Four Register Transfer and Micro operations.
Micro Operation. MICROOPERATIONS Computer system microoperations are of four types: - Register transfer microoperations - Arithmetic microoperations -
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 7 – Registers and Register Transfers Part.
ARITHMETIC MICRO OPERATIONS
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
1 Chapter 7 Henry Hexmoor Registers and RTL. REGISTER TRANSFER AND MICROOPERATIONS Register Transfer Language Register Transfer Bus and Memory Transfers.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Register Transfer Languages (RTL)
Ch5. 기본 컴퓨터의 구조와 설계.
Lecture 5: Register Transfer & Micro-OpsOverview1.
Chapter 4 Register Transfer and Microoperations Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2010.
Digital Design Lecture 8 Combinatorial Logic (Continued)
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
ECEG-3202: Computer Architecture and Organization, Dept of ECE, AAU 1 Register Transfer & Microoperations.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
1 Register Transfer and Microoperations Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon’s slides.
1 REGISTER TRANSFER & MICROOPERATIONS. 2 OUTLINES Register Transfer Language Register Transfer Bus and Memory Transfers Arithmetic Microoperations Logic.
Chapter 36 Combinational Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the functions of encoders, decoders,
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONS
Chapter 4 Register Transfer and Microoperations
Chap 7. Register Transfers and Datapaths
KU College of Engineering Elec 204: Digital Systems Design
Register Transfer and Microoperations
REGISTER TRANSFER LANGUAGE AND DESIGN OF CONTROL UNIT
Computer Science 210 Computer Organization
Computer Organization and Design
Computer Architecture and Design Lecture 6
By: A. H. Abdul Hafez CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU
Registers.
Overview Part 1 - Registers, Microoperations and Implementations
CHAPTER-3 REGISTER TRANSFER LANGUAGE AND MICROOPERATIONS
Half & Full Subtractor Half Subtractor Full Subtractor.
Instruction execution and ALU
Half & Full Subtractor Half Subtractor Full Subtractor.
Computer Architecture
Presentation transcript:

1 Outline Bus Transfer Memory Transfer Microoperations

2 This Chapter contains A basic computer: 1. The set of registers and their functions; 2. The sequence of microoperations; 3. The control that initiates the sequence of microoperations

3 Register Transfer Data can move from register to register. Digital logic used to process data for example: Register ARegister B Register C Digital Logic Circuits C  A + B

4 Bus Transfer For register R0 to R3 in a 4 bit system S1 S0 4-line common bus Register DRegister CRegister BRegister A Used for highest bit from each register Used for lowest bit

5 Question For register R0 to R63 in a 16 bit system: What is the MUX size we use? How many MUX we need? How many select bit?

6 Three-State Bus Buffers l A bus system can be constructed with three- state gates instead of multiplexers l Tri-State : 0, 1, High-impedance(Open circuit) Buffer A device designed to be inserted between other devices to match impedance, to prevent mixed interactions, and to supply additional drive or relay capability

7 Tri-state buffer gate Tri-state buffer gate : Fig. 4-4 When control input =1 : The output is enabled(output Y = input A) When control input =0 : The output is disabled(output Y = high-impedance) Normal input A Control input C If C=1, Output Y = A If C=0, Output = High-impedance

8 Memory Transfer The transfer of information from a memory word to the outside environment is called a read operation The transfer of new information to be stored into the memory is called a write operation

9 Memory Read and Write AR: address register DR: data register Read: DR  M[AR] Write: M[AR]  R1

10 Arithmetic Microoperations Symbolic designation Description R3 ← R1 + R2 Contents of R1 plus R2 transferred to R3 R3 ← R1 – R2 Contents of R1 minus R2 transferred to R3 R2 ← R2 Complement the contents of R2 (1’s complement) R2 ← R ’s Complement the contents of R2 (negate) R3 ← R1 + R2 + 1 R1 plus the 2’s complement of R2 (subtract) R1 ← R1 + 1 Increment the contents of R1 by one R1 ← R1 – 1 Decrement the contents of R1 by one Multiplication and division are not basic arithmetic operations Multiplication : R0 = R1 * R2 Division : R0 = R1 / R2

11 Arithmetic Microoperations A single circuit does both arithmetic addition and subtraction depending on control signals. Arithmetic addition: R3  R1 + R2 (Here + is not logical OR. It denotes addition)

12 Arithmetic Microoperations Arithmetic subtraction: R3  R1 + R2 + 1 where R2 is the 1’s complement of R2. Adding 1 to the one’s complement is equivalent to taking the 2’s complement of R2 and adding it to R1.

13 BINARY ADDER Binary adder is constructed with full- adder circuits connected in cascade.

14 BINARY ADDER-SUBTRACTOR