Forward Calorimeter Baseplane and FC1 Layer Sum Board D. Tompkins 30 June 2015.

Slides:



Advertisements
Similar presentations
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
SQUARE PAD PCB DESIGN Elizabeth Starling, Jerry Collins Florida Institute of Technology High Energy Physics Lab A January 26 th, 2015.
Dual H-Bridge L298N Breakout Board By Marcelo Moraes BIGDOG1971.
Time-domain Reflectometry (TDR) Measurements
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
Daniel Miller Joe Quesada Justine Lazo
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Andy White U.Texas at Arlington (for J.Yu, C.Han, J.Li, D.Jenkins, J.Smith, K.Parmer, A.Nozawa, V.Kaushik) 10/18/04 IEEE/NSS Digital Hadron Calorimetry.
Module 5: Advanced Transmission Lines Topic 3: Crosstalk
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
6 Feb (update) A.P.Kashchuk (LNF/INFN, on leave from PNPI) 1 Triple GEM is the best candidate for station M1 regions R1/R2 Triple GEM has better.
Mini MMFEMini MMFE Dan Tompkins 12/2013. Block Diagram VMM1 64x analog in Protection Networks Analog Out TTP/TOT ART VDDD VDD VDDP Readout Dan Tompkins.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Trace connecting two pads! More than 45 degree bends Traces too close together Rule of thumb: traces at least 40 mil apart.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
Mechatronics Task Force, 26-nov-02 Olivier Teller, CERN EP-CMA1 Cooling Mechatronics Schedule.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
The DHCAL Data Analysis José Repond CALICE Meeting, Prague, September 10 – 12, 2007.
Physics Vectors and Forces in Two Dimensions. Problem #1 A plane is flying at a velocity of 95 m/s west and encounters a wind of 25 m/s to the south.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
LHCf: installation & commissioning Measurement of Photons and Neutral Pions in the Very Forward Region of LHC Oscar Adriani INFN Sezione di Firenze - Dipartimento.
E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Forward Calorimeter Layer Sum Boards Phase I Upgrade LAr Internal Review J. Rutherfoord 29 May 2015.
Impedance Measurements on a PCB
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Cesar Lugo November 7, 2002 Progress Report (October , 2002) Observed how the eye diagram was affected by changing the bias current of the VCSEL.
Inductance Screening and Inductance Matrix Sparsification 1.
Hardware R&D Strategy define requirements for detector technology –match with assumptions in simulation –define milestones for next prototype/mini-FoCal.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
HV Connections for SP HV RETURN Dummy Pad Backplane Connection Do we need to connect the HV and HV return to the “left hand” hybrid? The HV trace serves.
1 9 December 2002A.P.Kashchuk (LNF/INFN), Frascati) New approach to CPC design.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
S. Dasu, University of Wisconsin February Calorimeter Trigger for Super LHC Electrons, Photons,  -jets, Jets, Missing E T Current Algorithms.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.
전자파 연구실 1 5. Ground planes and layer stacking. 전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic.
Electronics SL – Option C.3 HL – Option F.5. Operational Amplifier An amplifier is a device that takes a signal and makes its bigger. – An mp3 player.
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
D. Breton, S. Simion February 2012
14-BIT Custom ADC Board Rev. B
Daniel Miller Joe Quesada Justine Lazo
Basic Electronic Assembly and Test
Task T - CMS at LHC Global Calorimeter Trigger
HPS Motherboard Electronic Design
Design of the He and HB ODU
Calibration On pixel calibration capacitor; 20fF
EMC Barrel Electronics Status
Dual H-Bridge L298N Breakout Board By Marcelo Moraes BIGDOG1971.
SALTRO16 activities in Lund
Presentation transcript:

Forward Calorimeter Baseplane and FC1 Layer Sum Board D. Tompkins 30 June 2015

Rev A Prototype in Hand

TDR testing shows trace impedance very close to 50 Ohms

Data from 5 traces on each of the 7 routing layers:

Some issues: Non-plated through holes are flooded over. Unused pads removed on all internal layers. This was done to minimize crosstalk and preserve the ground plane as much as possible. Current vertical dimension is at maximum for panel size. Any increase would require moving to the next larger panel size

One major problem A new mapping scheme is needed to be compatible with the Back End Readout

New Mapping Scheme The Back End System requires LTDB0 to handle all of the FCAL 1 trigger groups AMC B LTDB1 LTDB0 LTDB1 AMC FC1 AMC FC2/3

LTDB0 Mapping

LTDB1 Mapping

Is this scheme feasible? Preliminary routing indicates this scheme will be easier to route than the original. The tower driver board connectors don’t need to be swapped.

Layer Sum Board, Rev B Redesigned to equalize delay Now using single stage non-inverting summing circuits

LSB Block Diagram

Summing Stage