NanoFab Trainer Update Nick Reeder, March 1, 2013.

Slides:



Advertisements
Similar presentations
NanoFab Trainer Update Nick Reeder, January 18, 2013.
Advertisements

FABRICATION PROCESSES
I have seen this happen !. You have exceeded your storage allocation.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Process at a Glance
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 5.1 Resist parameters A and B as a function of wavelength measured with.
Adhesive Bonding with SU-8
NanoFab Simulator Update Nick Reeder, May 31, 2012.
Prototype Showcase  What is a metamaterial?  How our 2-D sample was created  How our phase mask was created  SEM images of 2-D sample and phase mask.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Pattern transfer by etching or lift-off processes
Introduction To Form Builder
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
The Deposition Process
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
Device Fabrication Example
NanoFab Trainer Update Nick Reeder, April 11, 2014.
NanoFab Trainer Update Nick Reeder, March 14, 2014.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Lecture 4 Photolithography.
NanoFab Simulator Update Nick Reeder, April 20, 2012.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
NanoFab Trainer Update Nick Reeder, April 5, 2013.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Oct-03Learning to Use FOFEM 5: Advanced Lesson Missoula Fire Sciences Laboratory Systems for Environmental Management Learning to Use FOFEM 5 Volume II:
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Domain 3 Understanding the Adobe Dreamweaver CS5 Interface.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
© 2008 The McGraw-Hill Companies, Inc. All rights reserved. WORD 2007 M I C R O S O F T ® THE PROFESSIONAL APPROACH S E R I E S Lesson 15 Advanced Tables.
NanoFab Simulator Layout Nick Reeder, Dec 16, 2011.
Introduction to Wafer fabrication Process
Top Down Manufacturing
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
NanoFab Trainer Update Nick Reeder, February 28, 2014.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
IC Fabrication/Process
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
NanoFab Simulator Update Nick Reeder, May 17, 2012.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
XP Tutorial 8 New Perspectives on Microsoft Windows XP 1 Microsoft Windows XP Object Linking and Embedding Tutorial 8.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Introducing Dreamweaver. Dreamweaver The web development application used to create web pages Part of the Adobe creative suite.
NanoFab Trainer Update Nick Reeder, April 25, 2014.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Side ViewTop View Beginning from a silicon wafer.
EE141 Manufacturing 1 Chapter 2 Manufacturing Process and CMOS Circuit Layout 1 st rev. : March 7, nd rev. : April 10, 2003.
CMOS VLSI Design Lecture 2: Fabrication & Layout
1) Wafer Cleaning Oxidizing – Field Oxide
Chapter 1 & Chapter 3.
NanoFab Simulator Update
Silicon Wafer cm (5’’- 8’’) mm
Chapter 1.
ME342E Project Update (Part II) July 27th 2006.
NanoFab Trainer Update
CSE 87 Fall 2007 Chips and Chip Making
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

NanoFab Trainer Update Nick Reeder, March 1, 2013

Updates to User Interface When starting the program or starting a new file, user is now prompted to specify the width of the design. – This width is saved when saving work to file, and is restored when opening an existing file. Height of display window is now auto-scaled to show two microns above top of wafer structure (unless user has selected View Equal Horizontal and Vertical Scales).

Updates to User Interface (Cont.) To improve readability, added units and background color to look-up tables when user selects any of the following: – View > Evaporation Deposition Rates – View > Sputter Deposition Rates – View > Dry Etch Rates – View > Wet Etch Rates

New Code: Combining Layers New code combines adjacent layers of the same material. – Need this to correctly handle processes that depend on total layer thickness, such as thermal oxidation and UV exposure of photoresist.

Updates to Thermal Oxidation Code SiO2 now grows down into the Si (45%) and upward from the original surface (55%). Assumption: Si is oxidized to SiO2 only where either Si is exposed to the surface, or Si is directly under a layer of SiO2 that is exposed to the surface. A layer of any other material above the Si or SiO2 prevents oxidation.

Updates to Thermal Oxidation Code (Cont.) Uses Deal-Grove model to compute oxide thickness based on time, temperature, initial oxide thickness, and environment (wet or dry). Assumes crystal orientation. Checked against online calculator at BYU.calculator Not fully functional; it works if the initial oxide thickness is constant over the entire wafer, but doesn’t correctly handle variations in initial oxide thickness. View > Oxidation Rate Curves lets user see effect of varying the input parameters.

To-Do List Implement look-up tables to compute deposition rates for CVD based on user- supplied pressure & temperature. Populate evaporation and sputter look-up tables with values. Fix expose, develop, polish code to compute depth from user-supplied values. Continue writing bake code; need realistic values for S 0 and . In expose code, implement diffraction of UV in air and absorption within resist, with dependence on solvent content from bake code. Fix etch code so that (for photoresist) etch rates depend on solvent content from bake code. Fix spin-coat code so that resist does not adhere to underside of horizontal surfaces. Write new code for – Lift-off – Clean – Profilometer Write time-cost-quality code for all operations. Write online help text. Produce videos, photos, text for Tutorial tab.

ActivityNot startedPartialComplete Simulation coding CleanX Spin coatX BakeX Mask/Expose/DevelopX EvaporateX Thermal oxidationX CVDX SputterX Wet etchX Dry etchX Lift offX PolishX ImplantX Track time, cost, quality of each processX User -interface coding History with option to revertX Save/open history filesX Edit colorsX User-defined materialsX ProfilometerX Producing embedded media (videos, photos, etc.)X TestingX DocumentationX