Four Channel Portable Electronics Rubén Conde*, Humberto Salazar*, Oscar Martínez* and L. Villaseñor ** * Facultad de Ciencias FisicoMatematicas, BUAP,

Slides:



Advertisements
Similar presentations
The Industry’s Smallest 16 Bit ADC’s
Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Sundance Multiprocessor Technology SMT702 + SMT712.
Analog-to-Digital Converter (ADC) And
THEMIS/GBO Engineering Peer Review 1 UCB, Oct. 17, 2003 GROUND MAGNETOMETER GBO DESIGN.
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
DAQ System to Search for GRBs using Water Cerenkov Detectors Mario Castillo*, Gonzalo Perez*, Humberto Salazar* and L. Villaseñor ** * Facultad de Ciencias.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Analog-to-Digital Converters
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel October 6 th 2005.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
1 Final Presentation Project A – Spring 2009 High Speed Signal Processing Board Design Student: Nir Malka Lior Rom Instructor: Mike Sumszyk Duration: 1.
Railway Foundation Electronic, Electrical and Processor Engineering.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
P07301 Summary Data Acquisition Module. Team Members.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: CL06B Sensors Fundamentals Dragos Bogdan, MCU Application.
Washing Machine SolutionsAffordable Intelligent Motion SenseTile Hardware Design Review 1 CASL, UCD, 12 December Confidential mSemicon & UCD 29/08/2015.
Data Converters ELEC 330 Digital Systems Engineering Dr. Ron Hayne
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
LSU 06/04/2007Expanding the BASIC Stamp1 Expanding the BASIC Stamp: Useful peripherals Programming Unit, Lecture 6.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
A Company Selling Technology and not just a Product.
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Data Acquisition Systems
Font 4 Review Digital Feedback System BPM Analogue Processor Digital Processor Feather Kicker Power Amplifier Pick up StriplinesKicker StriplinesBeam.
Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)
Understanding Data Acquisition System for N- XYTER.
LSU 09/19/2013BalloonSat Development Board1 The BalloonSat Development Board Programming Unit, Lecture 1.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Electronics and data acquisition system of the extensive air shower detector array at the University of Puebla R. Conde 1, O. Martinez 1, T. Murrieta 1,
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.
An Architecture for Multi-Sensor Fusion in Mobile Environments Presented by شمسان محمد علي قعشه.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
 Sensor (S)–converts arbitary physical quantity into electric signal  Adaptor (A)–provides signal amplification to a required level; expands a dynamic.
FONT4 Status Report Glenn Christian John Adams Institute, Oxford for FONT collaboration.
Measurement of the Response of Water Cherenkov Detectors to Secondary Cosmic-Ray Particles in the HAWC Engineering Array Using a Fast Custom-Made DAQ System.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Electronica para los detectores Cherenkov de LAGO Rubén Conde*, Humberto Salazar* and L. Villaseñor ** * Facultad de Ciencias FisicoMatematicas, BUAP,
Cmod A7 Breadboardable Artix-7 FPGA Module
Test Boards Design for LTDB
Readout electronics for aMini-matrix DEPFET detectors
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
Neurochip3.
Data Acquisition (DAQ)
The QUIET ADC Implementation
Red Pitaya with EPICS Andraz Pozar EPICS Collaboration Meeting
Presentation transcript:

Four Channel Portable Electronics Rubén Conde*, Humberto Salazar*, Oscar Martínez* and L. Villaseñor ** * Facultad de Ciencias FisicoMatematicas, BUAP, Puebla ** Institute of Physics and Mathematics, University of Michoacan, Morelia HAWC Collaboration Meeting Guadalajara, Méx. Oct 11, 2010

This portable electronics contains A main board Nexys2 ( The Nexys-2 is a powerful digital system design platform built around a Xilinx Spartan 3E FPGA. With 16Mbytes of fast SDRAM and 16Mbytes of Flash ROM, the Nexys-2 is ideally suited to embedded processors like Xilinx's 32-bit RISC Microblaze™. The on-board high-speed USB2 port, together with a collection of I/O devices, data ports, and expansion connectors. A daughter board The daughter boad has 4 Channels – 100MSPS 10Bits ADCs dual AD9216 ( ) The AD9216 is a dual, 3 V, 10-bit, 65/80/105 MSPS analog-to-digital converter. It features dual high performance sample and hold amplifiers and an integrated voltage reference. Input type is single ended and the DC offset of the input signal can be adjusted by means of a programmable 10Bits DAC

Top Diagram(daughter board ) Block ADC Channel 1 and 2 Block ADC Channel 3 and 4 Connector Hirose-FX2 100P To Nexys2

Block ADC AD MSPS Dual Adder-Inverter A Adder-Inverter B Increase Offset for A and B

Adder-Inverter Connector LEMO

Top VIEW Bottom VIEW Hirose FX2-100 FPGA JTAG Serial Port PCB daughter

Applications four independent channels until 100MSPS use it like two channels of 200MSPS use it like a channel of 400MSPS All this with control of independent level of offset in each channel

Conclusions DAQ System is in test phase -4 Channels until 100MSPS -2Channels unttil 200 MSPS -1 Channel under 400 MSPS Programs for measurements of rate, trace and fix the offset has been developed. GPS & Pressure sensor can be added.

Goal Our proposal is to develop portable DAQ system reliable, low cost and low power consumption that allows to register parameters as the trace, rate and the charge for each signal, among others.