Introduction to Network Processors Readout Unit Review 24 July 2001 Beat Jost Cern / EP.

Slides:



Advertisements
Similar presentations
Network Devices Repeaters, hubs, bridges, switches, routers, NICs.
Advertisements

Network Processor Technical Report Present by: Jiening Jiang June 05.
CCNA3: Switching Basics and Intermediate Routing v3.0 CISCO NETWORKING ACADEMY PROGRAM Switching Concepts Introduction to Ethernet/802.3 LANs Introduction.
Layer 3 Switching. Routers vs Layer 3 Switches Both forward on the basis of IP addresses But Layer 3 switches are faster and cheaper However, Layer 3.
Growing the Network © 2004 Cisco Systems, Inc. All rights reserved. Maximizing the Benefits of Switching INTRO v3.0—3-1.
CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.
Chapter 8 Hardware Conventional Computer Hardware Architecture.
LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
Performance Analysis of the IXP1200 Network Processor Rajesh Krishna Balan and Urs Hengartner.
EE 122: Router Design Kevin Lai September 25, 2002.
ECE 526 – Network Processing Systems Design
Networking and Internetworking Devices Networks and Protocols Prepared by: TGK First Prepared on: Last Modified on: Quality checked by: Copyright 2009.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 1: Introduction to Switched Networks Routing and Switching.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Understanding Network devices Internetworking Fundamentals Instructor: Abdirahman I. Abdi.
Connecting Devices and Multi-Homed Machines. Layer 1 (Physical) Devices Repeater: Extends distances by repeating a signal Extends distances by repeating.
Router Architectures An overview of router architectures.
Router Architectures An overview of router architectures.
Connecting LANs, Backbone Networks, and Virtual LANs
LAN Overview (part 2) CSE 3213 Fall April 2017.
Slide 1 Copyright © 2003 Encapsule Systems, Inc. Hyperworx Platform Brief Modeling and deploying component software services with the Hyperworx™ platform.
IDT Powering What’s Next in Communications 01 May 2000.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Guide to Operating Systems, 4th ed.
Lecture 13 Introduction to Embedded Systems Graduate Computer Architecture Fall 2005 Shih-Hao Hung Dept. of Computer Science and Information Engineering.
Connectivity Devices Hakim S. ADICHE, MSc
 Network Segments  NICs  Repeaters  Hubs  Bridges  Switches  Routers and Brouters  Gateways 2.
CS/IS 465: Data Communication and Networks 1 CS/IS 465 Data Communications and Networks Lecture 28 Martin van Bommel.
Processes and OS basics. RHS – SOC 2 OS Basics An Operating System (OS) is essentially an abstraction of a computer As a user or programmer, I do not.
NETWORKING COMPONENTS AN OVERVIEW OF COMMONLY USED HARDWARE Christopher Johnson LTEC 4550.
Local-Area-Network (LAN) Architecture Department of Computer Science Southern Illinois University Edwardsville Fall, 2013 Dr. Hiroshi Fujinoki
Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.
15.1 Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or.
Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 ECSE-6600: Internet Protocols Informal Quiz #14 Shivkumar Kalyanaraman: GOOGLE: “Shiv RPI”
Network Architecture for the LHCb DAQ Upgrade Guoming Liu CERN, Switzerland Upgrade DAQ Miniworkshop May 27, 2013.
Cisco 3 - Switching Perrine. J Page 16/4/2016 Chapter 4 Switches The performance of shared-medium Ethernet is affected by several factors: data frame broadcast.
Click to edit Master subtitle style
IC Products Processors –CPU, DSP, Controllers Memory chips –RAM, ROM, EEPROM Analog –Mobile communication, audio/video processing Programmable –PLA, FPGA.
EE3A1 Computer Hardware and Digital Design
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
Routers Operate in a Mesh –Many possible alternative routes between two stations Only One of Many Possible Alternative Routes Packet.
Provide high-speed Network Processors (NPUs)
CS 4396 Computer Networks Lab Router Architectures.
Cisco Network Devices Chapter 6 powered by DJ 1. Chapter Objectives At the end of this Chapter you will be able to:  Identify and explain various Cisco.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Connecting Devices CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL Department of Electronics and.
PaxComm Co. Ltd. 라우터 / 스위치 Chipset ㈜ 팍스콤. PaxComm Co. Ltd. 백 영식 2 목차 1. Layer 2, Layer 3 switching 2. Switching Chip architectures 3. Galileo-I architecture.
Page 1 Industrial Technology Research Institute Computer & Communication Research Laboratories Network Processor +Programmable semiconductor devices for.
Networking Devices.
Switching Concepts Introduction to Ethernet/802.3 LANs
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 1: Introduction to Switched Networks Routing And Switching 1.0.
© 2006 Cisco Systems, Inc. All rights reserved. ICND v2.3—1-1 Configuring Catalyst Switch Operations Identifying Problems That Occur in Redundant Switched.
The Evolution of the Intel 80x86 Architecture Chad Derrenbacker Chris Garvey Manpreet Hundal Tom Opfer CS 350 December 9, 1998.
Artur BarczykRT2003, High Rate Event Building with Gigabit Ethernet Introduction Transport protocols Methods to enhance link utilisation Test.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 LAN Design Chapter One.
VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering Presented by: Mark Yufit Rami Siadous.
MPLS Introduction How MPLS Works ?? MPLS - The Motivation MPLS Application MPLS Advantages Conclusion.
System on a Programmable Chip (System on a Reprogrammable Chip)
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
Network Devices Repeaters, hubs, bridges, switches, routers, NIC’s.
Graciela Perera Department of Computer Science and Information Systems Slide 1 of 18 INTRODUCTION NETWORKING CONCEPTS AND ADMINISTRATION CSIS 3723 Graciela.
High Rate Event Building with Gigabit Ethernet
Chapter 5: Inter-VLAN Routing
CS 31006: Computer Networks – The Routers
Packet Switch Architectures
Event Building With Smart NICs
Constructing a system with multiple computers or processors
CS 501: Software Engineering Fall 1999
HIGH LEVEL SYNTHESIS.
Network Processors for a 1 MHz Trigger-DAQ System
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
Presentation transcript:

Introduction to Network Processors Readout Unit Review 24 July 2001 Beat Jost Cern / EP

Beat Jost, Cern 2 Little Bit of History qSeptember 1999 C-Port (Motorola) announced the first Network Processor (actual production only in 2001!). The aim was to provide a flexible means to handle frames/packets in a distributed manner at the input of high-performance switches and routers. qDuring 2000 several big companies also started developing NPs (Intel, IBM, Lucent,…) driven by networking industry qToday there are some 20 companies either offering NPs already or announced the development of NPs qNowadays the market is dominated by small companies, but the biggies are catching up… qThere are some 200 projects (“design wins”) currently underway. IBM is applied by Alcatel, CISCO, NORTEL,…

Beat Jost, Cern 3 Search Engine Processor Complex General Purpose CPU Scheduler HW Assist Routing and Bridging Tables Packet Buffer Memory MAC/FRAME Processor To and From PHYs Network Processors – What are they? Single Chips containing Integrated General Purpose processor for control and monitoring and communication with outside world Integrated MACs (Media Access Controllers) for different technologies (POS, Ethernet) On-chip buffer space for network frames and routing table plus controllers for external buffer space Large numbers (8-16) of RISC processor cores (freely programmable) usually with åSeveral hardware threads åSeveral Co-Processors for specialized functions, like CRC calculations, tree-lookup, memory copying, traffic shaping, etc.

Beat Jost, Cern 4 Network Processors – What are they used for? Primarily as front-end stage of high-speed network switches/routers Conventional Switch Next Generation (distributed) Switch Doesn’t scale very well!!!!Scales very well POS (packet Over SONET)/GbEthernet

Beat Jost, Cern 5 Network Processors – What’s their advantage? The programmability of NPs ãGives flexibility to cope with new requirements and network protocols ãAllows switch manufacturers to implement e.g. custom quality of service or flow-controls algorithms ãKeep Time-to-market much smaller than designing and manufacturing custom ASICs (~6 months compared to 18 months)

Beat Jost, Cern 6 Summary and Prospects qSummary ãNPs are a very interesting new technology for flexible network frame handling ãEvery major chip manufacturer has them in their product catalog ãThey can be used for data merging and other applications qOutlook ãNext generation of NPs will be able to deal with 10Gb and 40Gb link speeds with corresponding upgrade in processing capabilities  lower prices for current devices qRisks ãEconomical failure ãShort life or discontinuity of a certain implementation (IBM claims NP4GS3 will be produced for 4-5 years) ãCost “ The time-to-market benefits of NPUs are too great to ignore. Despite early disappointments, network processors are here to stay.” Bob Wheeler Senior Analyst Networking Silicon, The Linley Group Inc

Beat Jost, Cern 7 Search Engine Processor Complex General Purpose CPU Scheduler HW Assist Routing and Bridging Tables Packet Buffer Memory MAC/FRAME Processor To and From PHYs