Timing for AP: introduction Javier Serrano AB-CO-HT 15 September 2006.

Slides:



Advertisements
Similar presentations
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Advertisements

Categories of I/O Devices
World with Out GPS Sep GPS – Global Position System The GPS System Sends Data via Satellites : – 1PPS Clock Based on Atomic, at 10^ -12 Accuracy.
Time in Distributed Systems
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
GPSDO and Ruggedized Timing Products
IED Time Synchronization John Levine, P.E. Levine Lectronics and Lectric.
Time and synchronization (“There’s never enough time…”)
Time and Clock Primary standard = rotation of earth De facto primary standard = atomic clock (1 atomic second = 9,192,631,770 orbital transitions of Cesium.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Dale E. Gary Professor, Physics, Center for Solar-Terrestrial Research New Jersey Institute of Technology 1 11/7/2011OVSA Technical Design Meeting.
OS Fall ’ 02 Introduction Operating Systems Fall 2002.
OS Spring’03 Introduction Operating Systems Spring 2003.
The TIMING System … …as used in the PS accelerators.
Updates on RF synchronization and fast trigger distribution A. Butterworth, H. Damerau, W. Hofle Acknowledgements: T. Bohl, S. Doebert, I. Kozsar, J. Molendijk,
1 Physical Clocks need for time in distributed systems physical clocks and their problems synchronizing physical clocks u coordinated universal time (UTC)
Tanenbaum & Van Steen, Distributed Systems: Principles and Paradigms, 2e, (c) 2007 Prentice-Hall, Inc. All rights reserved DISTRIBUTED SYSTEMS.
Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.
AWAKE RF Synchronization and LLRF Budget Review Reported by Wolfgang Hofle Acknowledgement: A. Butterworth, H. Damerau, S. Doebbert, J. Molendijk, S. Rey.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Status of RF synchronization and fast trigger distribution Reported by H. Damerau (CERN) Acknowledgements: J. Moody, P. Muggli (MPP), D. Barrientos, T.
Input/ Output By Mohit Sehgal. What is Input/Output of a Computer? Connection with Machine Every machine has I/O (Like a function) In computing, input/output,
GPS based time synchronization of PC hardware Antti Gröhn
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Distribution of machine parameters over GMT in the PS, SPS and future machines J. Serrano, AB-CO-HT TC 6 December 2006.
REDNET Prototype overview Rok Stefanic the best people make cosylab.
Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.
Parallel and Distributed Simulation Synchronizing Wallclock Time.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
The CERN LHC central timing A vertical slice Pablo Alvarez Jean-Claude Bau Stephane Deghaye Ioan Kozsar Julian Lewis Javier Serrano.
J. Varela, LIP-Lisbon/CERN LEADE WG Meeting CERN, 29 March 2004 Requirements of CMS on the BST J. Varela LIP Lisbon / CERN LHC Experiment Accelerator Data.
The CERN LHC central timing A vertical slice
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Initial Performance Results of the APS P0 (Transverse Bunch-to-Bunch) Feedback System N. DiMonte#, C.-Y. Yao, Argonne National Laboratory, Argonne, IL.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
1 LTC Timing AB/CO/HT Central timing hardware layout Telegrams and events Postmortem, XPOC LHC Central Timing API Fill the LHC Use Case Julian Lewis.
The CERN LHC central timing A vertical slice Pablo Alvarez Jean-Claude Bau Stephane Deghaye Ioan Kozsar Julian Lewis Javier Serrano.
Controls renovation workshop Standardized Hardware Modules Javier Serrano, AB-CO-HT MJD
Tanenbaum & Van Steen, Distributed Systems: Principles and Paradigms, 2e, (c) 2007 Prentice-Hall, Inc. All rights reserved DISTRIBUTED SYSTEMS.
CERN Control Standards Front-End Computer Layer Stéphane Deghaye BE/CO/FE
Chapter 5 Input/Output 5.1 Principles of I/O hardware
Synchronization CSCI 4900/6900. Importance of Clocks & Synchronization Avoiding simultaneous access of resources –Cooperate to grant exclusive access.
ICALEPCS 2005 Geneva, Oct. 12 The ALMA Telescope Control SystemA. Farris The ALMA Telescope Control System Allen Farris Ralph Marson Jeff Kern National.
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
ESS Timing System Prototype 2012 Miha Reščič, ICS
June 27th, 2005AB/CO/HT - Review of Activities for PS-SPS 2006 Startup SPS RF FARADAY CAGE Purpose, Scope and deliverables Javier Serrano.
Synchronization Chapter 5. Clock Synchronization When each machine has its own clock, an event that occurred after another event may nevertheless be assigned.
CERN Timing Overview CERN timing overview and our future plans with White Rabbit Jean-Claude BAU – CERN – 22 March
1 Events for the SPS Legacy & Common Implications.
Hardware Support for Clock Synchronization in Distributed Systems Martin Horauer University of Technology Vienna Department of Computer Technology.
16th May 2007 MICE tracker phone meeting 1 Setup test bench/ Installation DATE Hideyuki Sakamoto 16 th May 2007 MICE phone meeting.
AWAKE synchronization with SPS Andy Butterworth, Thomas Bohl (BE/RF) Thanks to: Urs Wehrle (BE/RF), Ioan Kozsar, Jean-Claude Bau (BE/CO)
Measuring packet forwarding behavior in a production network Lars Landmark.
Distributed Systems Lecture 5 Time and synchronization 1.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
Operating System Overview
Main Timing System Overview
The White Rabbit MCH Javier Serrano on behalf of Tomasz Włostowski
LHC General Machine Timing (GMT)
Andy Wang COP 5611 Advanced Operating Systems
SLS Timing Master Timo Korhonen, PSI.
Javier Serrano CERN AB-CO-HT 29 February 2008
Dept. of Computer Science
Timing System GSI R. Bär / U. Krause 15. Feb. 2008
LHC Fast Timing Commissioning
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Presentation transcript:

Timing for AP: introduction Javier Serrano AB-CO-HT 15 September 2006

Plan for the morning  Intro, context, hardware. Javier.  General timing concepts. Julian.  Central Timing. Jean Claude.  Distributed Timing. Ioan.  Visit of central timing and BA3 Faraday Cage.  Hands-on demo.

The timing team  One of the 3 broad activities of the HT section.  Three SW FTE:  Julian: activity leader, low level software.  Jean Claude: central timing, libraries.  Ioan: distributed timing.  Broad mandate: sync services for all accelerators at CERN, both HW and SW.  Strong ties to operation, many installed systems -> very visible activity.  Big inter-dependencies with all layers of control system -> need to communicate a lot.  Many clients with different (sometimes conflicting) requests -> continuous evolution, sometimes causing unavoidable instability.  Overall though, very successful system. Injectors can change function completely every 1.2 seconds!

GPS One pulse per Second GPS Smart clock PLL One pulse per Second Phase locked 10MHz Basic Period 1200/900/600 ms Advanced (100us) One pulse per Second Synchronized 1KHz (slow timing clock) Phase locked 10MHz Phase looked 40 MHz Event encoding clock 40MHz PLL CTSYNC RS485 Timing CTGU The new generation low jitter <1ns VME based MTG module UTC time (NTP or GPS) Event tables External events General Machine Timing (GMT) Hardware Architecture CERN UTC Time Set once on startup & on Leap Seconds RS485 Timing CTRP 40 MHz 10 MHz 1 KHz 1PPS Delay Control System CERN UTC Time 25ns steps Timing receiver

UTC: the basis for GMT at CERN  Very precise atomic time standard.  Uniform seconds defined by International Atomic Time.  Leap seconds added every ~18 months to compensate for the Earth’s slowing rotation.  Warning 1: Subtraction of two dates must in principle consult a table of leap seconds.  Warning 2: other time scales (like UNIX time, GPS time and TAI) do not use leap seconds.  UTC is nevertheless the most used system because all legal time is referenced to it.  All leap seconds happen at midnight on June 30 or December 31.

GMT cards  CTG: Controls Timing Generator. Runs “event programs” in a dedicated CPU. Its output drives one GMT network.  CTR: Controls Timing Receivers. They produce pulses and interrupts in response to GMT events.  CTRV: VME format.  CTRP: PMC format.  CTRI: PCI format.