1 L25 : Crosstalk-Concerned Physical Design (2) 1999. 10 Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :

Slides:



Advertisements
Similar presentations
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Advertisements

Label Placement and graph drawing Imo Lieberwerth.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Congestion Driven Placement for VLSI Standard Cell Design Shawki Areibi and Zhen Yang School of Engineering, University of Guelph, Ontario, Canada December.
Algorithm Strategies Nelson Padua-Perez Chau-Wen Tseng Department of Computer Science University of Maryland, College Park.
Rajat K. Pal. Chapter 3 Emran Chowdhury # P Presented by.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
A General Framework for Track Assignment in Multilayer Channel Routing (Multi layer routing) -VLSI Layout Algorithm KAZY NOOR –E- ALAM SIDDIQUEE
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
Simulated Annealing 10/7/2005.
ECE Routing 1 ECE 665 Spring 2004 ECE 665 Spring 2004 Computer Algorithms with Applications to VLSI CAD Channel Routing Global Routing.
Hard Optimization Problems: Practical Approach DORIT RON Tel Ziskind room #303
Multi-Layer Channel Routing Complexity and Algorithm Rajat K. Pal.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Multi-Layer Channel Routing Complexity and Algorithm Rajat K. Pal.
Partitioning 1 Outline –What is Partitioning –Partitioning Example –Partitioning Theory –Partitioning Algorithms Goal –Understand partitioning problem.
7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
General Routing Overview and Channel Routing
Ant Colony Optimization: an introduction
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
9/4/ VLSI Physical Design Automation Prof. David Pan Office: ACES Detailed Routing (I)
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Lecture 2 Geometric Algorithms. A B C D E F G H I J K L M N O P Sedgewick Sample Points.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Wire Planning with consideration of Electromigration and Interference Avoidance in Analog Circuits 演講者 : 黃信雄 龍華科技大學 電子工程系.
1 L24:Crosstalk-Concerned Physical Design Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage : vada.skku.ac.kr.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
RF network in SoC1 SoC Test Architecture with RF/Wireless Connectivity 1. D. Zhao, S. Upadhyaya, M. Margala, “A new SoC test architecture with RF/wireless.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
1 ER UCLA ISPD: Sonoma County, CA, April, 2001 An Exact Algorithm for Coupling-Free Routing Ryan Kastner, Elaheh Bozorgzadeh,Majid Sarrafzadeh.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
Detailed Routing مرتضي صاحب الزماني.
Presenter : Kuang-Jui Hsu Date : 2011/3/24(Thur.).
Routing Tree Construction with Buffer Insertion under Obstacle Constraints Ying Rao, Tianxiang Yang Fall 2002.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
CIRCUITS, PATHS, AND SCHEDULES Euler and Königsberg.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Example Apply hierarchical clustering with d min to below data where c=3. Nearest neighbor clustering d min d max will form elongated clusters!
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
Graphs Definition: a graph is an abstract representation of a set of objects where some pairs of the objects are connected by links. The interconnected.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
EE4271 VLSI Design VLSI Channel Routing.
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 21: November 28, 2005 Routing 1.
VLSI Physical Design Automation
VLSI Physical Design Automation
VLSI Physical Design Automation
VLSI Quadratic Placement
Jinghong Liang,Tong Jing, Xianlong Hong Jinjun Xiong, Lei He
Performance Optimization Global Routing with RLC Crosstalk Constraints
EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.
Detailed Routing مرتضي صاحب الزماني.
VLSI Physical Design Automation
Presentation transcript:

1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage : vada.skku.ac.kr

2 Min-Crosstalk Top Down Global Routing Algorithm(1) Crosstalk-Critical Region : The region disturbed by crosstalk between two wires Crosstalk generated between random signal net i and j is m = number of crosstalk-critical region crosstalk between two net performed by global routing

3 Min-Crosstalk Top Down Global Routing Algorithm(2) We decide the routing pattern by the position of net that meets design specification. First, whole chip is divided in 4 plane, performs routing by determined routing pattern. Then, performs dividing previous divided plane into 4 plane, and this process performs recursively. Channel Density : the maximum number of wire that passes one channel. : the number of net which connects terminals between and.

4 Min-Crosstalk Top Down Global Routing Algorithm(3) The nodes represents information about routing pattern and channel density of each net. The nodes positioned vertical lines represent different routing pattern of the same net. We define the information of node as follows. Graph contains Routing pattern, Channel density and Information on crosstalk d(degree) : the number of node that is not for random node. The edge represent crosstalk between two nodes, and we consider the crosstalk is 0 when the distance of nets is greater than.

5 Min-Crosstalk Top Down Global Routing Algorithm(4) G = ( V, E ), V = nodes, E = edges; STEP 1 : sorts the crosstalk between node and in ascending order, construct set Z and X. STEP 2 : compute for each net. STEP 3 : choose nodes that has smaller in vertical lines and compute total crosstalk and channel density STEP 4 : Reconstruct graph STEP 5 : Iterate STEP 2 ~ STEP 4 until and are equal. STEP 6 : Choose final result that has minimum crosstalk and meets channel density performed STEP 3.

6 Min-Crosstalk Top Down Global Routing Algorithm(5) Experimental Result

7 An Optimal Track Assignment considering Crosstalk and Power Dissipation Crosstalk cost-function Where is signal sensitivity between net i,j is overlapped length between net i,j is width between net i,j

8 Problem Formulation For Mapping Order for set S T,

9 Previous Approach Track assignment problem is similar to Traveling Salesman Problem(TSP) in general graph algorithm TSP problem is known as NP-Complete. Brute-Force algorithm : Single interval clique : Continuous interval clique(k interval) : Dynamic Programming (greedy approach): In General Cases, Heuristic approach is used. Proposed Algorithm Single interval clique : Find optimal solution in Continuous interval clique: Propose Heuristic algorithm in

10 Special Case I : Containment Interval Clique The shape of Interval Clique Set is Containment : We can find mapping order that has minimum crosstalk in

11 Special Case II : Monotone Interval Clique The shape of Interval Clique Set is Monotone : We can find interval mapping order that has minimum crosstalk in

12 General Case II : Algorithm 3 Theorem : All Interval Set S consists of Containment interval clique set and Monotone interval clique set, so we use below algorithm Step 1 : Clique-Partition ( ) Step 2 : Apply Algorithm1( ) and Algorithm2( ) Step 3 : Merge_Clique ( )

13 The case of Single interval clique Procedure Merge_Clique process is only available as below three process.

14 The case of Single interval clique : In general case Conclusion : Using Algorithm 3, We can find interval mapping order that have minimum crosstalk for Single interval clique in general case. In this case computational complexity is

15 Vertical Crosstalk Crosstalk occurs not only horizontal wires but also occurs vertical wires that exist channel Crosstalk by vertical wires has less size than horizontal wire We can find the LONG-SHORT arrangement order by the method of horizontal wires

16 Example of Single interval clique : Sepcial case Track no. is 4 Using 45 O wire pattern, we can find interval mapping order that has minimum crosstalk for the case that track number is 4.

17 Continuous interval clique We can account track assignment problem in general cases of channel routing as track assignment problem of several numbers of divided sub-channel. We can consider the solution of track assignment problem in general cases of channel routing as Minimization problem of number of LONG-LONG-LONG triple existed in total sub-channel.

18 Continuous interval clique Algorithm 4 [ time ] Step 1 : run wirelength-based left-edge algorithm and Interval clique partitioning [ time] Step 2 : interval type definition (LONG,SHORT)[ time] Step 3 : find maximum LONG-SHORT ordered interval pair by using maximum-edge weight matching [ time] Step 4 : make subchannel that have minimum LONG-LONG- LONG ordered interval triple by using minimum-edge weight matching [

19 Experimental Result : Single interval clique

20 Experimental Result : Continuous interval clique

21 Experimental Result : Deutsch ’ s Difficult Routing Problem

22 References and Suggested Readings [1] Currie M, Sobolewski R, Hsiang TY. High-frequency crosstalk in superconducting microstrip waveguide interconnects. IEEE Transactions on Applied Superconductivity, V.9 N.2 P.3, , 1999 [2] Chou M, White JK. EFFICIENT FORMULATION AND MODEL-ORDER REDUCTION FOR THE TRANSIENT SIMULATION OF THREE-DIMENSIONAL VLSI INTERCONNECT, IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, V.16 N.12, , 1997 [3] Vittal A, Mareksadowska M. CROSSTALK REDUCTION FOR VLSI. IEEE Transactions on Computer- Aided Design of Integrated Circuits & Systems, V.16 N.3, , [4] Yen-Tai Lai, Chi-Chou Kao, Wu-Chien Shieh. A Quadratic Programming Method for Interconnection Crosstalk Minimization. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems -, , 1999 [5] Zemo Yang, Samiha Mourad. Deep Submicron On-chip Crosstalk. Proceedings of the 16th IEEE Instrumentation and Measurement Technology, , 1999 [6] Lee, Mankoo. Fringing and coupling interconnect line capacitance model for VLSI on-chip. Proceedings of the IEEE International Symposium on Circuits and Systems, 1996 [7] Hai Zhou and D.F.Wong. Crosstalk-Constrained maze Routing Basd on lagrangian Relaxation. Proceedings of the 1997 IEEE International Conference on Computer Desin : VLSI, 1997 [8] Prashant Saxena, C. L. Liu. Crosstalk Minimization using Wire Perturbation. In Proc. Design Automation Conference, 1999 [9] Hai Zhou, D. F. Wong. Global Routing with Crosstalk Contstraints, In Proc. Design Automation Conference, 1998 [10] Hsiao-Ping Tseng, Louis Scheffer, Carl Sechen, Timing and Crosstalk Driven Area Routing,In Proc. Design Automation Conference, 1999 [11] Tilmann Stohr, Markus Alt, Asmus Hetzel, Jurgen Koehl, Analysis, Reduction and Avoidance of Crosstalk on VLSI Chips, International Symposium on Physical Design, 1998