97.575 Project Presentation Power optimization of an IR remote control Presented by Hazem Awad.

Slides:



Advertisements
Similar presentations
Power Reduction Techniques For Microprocessor Systems
Advertisements

Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.
1 CIS 607snd In beginning of quarter, meet both MW. Might change to one day a week later. There is no.
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
Investigating the Effect of Voltage- Switching on Low-Energy Task Scheduling in Hard Real-Time Systems Paper review Presented by Chung-Fu Kao.
8/19/04ELEC / ELEC / Advanced Topics in Electrical Engineering Designing VLSI for Low-Power and Self-Test Fall 2004 Vishwani.
Shared Information Visualization Joonhwan Lee. Motivation  When we use public ambient display, Can we share the screen with others? Can display detect.
1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.
8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Spring 2002EECS150 - Lec4-power Page 1 EECS150 - Digital Design Lecture 4 - Power January 31, 2002 John Wawrzynek Thanks to Simon Segars VP Engineering,
Power-Aware Computing 101 CS 771 – Optimizing Compilers Fall 2005 – Lecture 22.
Camera Auto Focus Presentation 4, February 14 th, 2007 Team W1: Tom Goff (W11) David Hwang (W12) Kate Killfoile (W13) Greg Look (W14) Design Manager: Bowei.
ECE 510 Brendan Crowley Paper Review October 31, 2006.
9/27/05ELEC / Lecture 91 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
1 EE244 Project Your Title EE244 – Fall 2000 Name 1 Name 2.
Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris
Mixed Logic Circuit Design
Energy Model for Multiprocess Applications Texas Tech University.
Power-Saving Techniques with High Visual-Quality for Mobile Displays Dep. of Computer Science & Engineering Yuan Ze University Speaker: Chun-Han Lin National.
The Pentium: A CISC Architecture Shalvin Maharaj CS Umesh Maharaj:
 POWER: the rate of change in energy; also the rate at which work is done or energy is transformed  JOULE (J): the unit for measuring energy  WATT.
Done By: Raza Hanif ( ) Raheel Choudhary Fawad Usman Rathore.
1 © Unitec New Zealand Embedded Hardware ETEC 6416 Date: - 10 Aug,2011.
Tehran University Faculty of Engineering VLSI Course Class Presentation Fall 1383 Professor: DR Fakhraei Presenter: Nasim Hajary.
Electric Circuits AP Physics B.
Electricity Electrical Power & Energy. Electrical Energy Every major appliance sold in Canada has either an “Energy Star” or “EnerGuide” label. Shows.
TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.
Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.
Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Adiabatic Logic as Low-Power Design Technique Presented by: Muaayad Al-Mosawy Presented to: Dr. Maitham Shams Mar. 02, 2005.
Security challenges in Smart Lighting Paul Chilton NXP Semiconductors.
XIAOYU HU AANCHAL GUPTA Multi Threshold Technique for High Speed and Low Power Consumption CMOS Circuits.
GET COLLEGE CREDITS WHILE IN HIGH SCHOOL! From the UGMS web page watch: COLLEGE CREDITS NOW!
Video Codec Info RTCWeb – IETF84. Goal The goal of this presentation is to list information that people wish they could have which would help them decide.
Tod Dickson University of Toronto June 9, 2005
W E L C O M E. T R I G A T E T R A N S I S T O R.
LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,
AUTOMATIC RAILWAY GATE CONTROLLING AND TRACK SWITCHING
Owl Tech 3D printer Transforming the world of manufacturing.
Chemistry I Honors Kinetics. What is Kinetics? This is a totally different study than anything we have done. Some of it uses concepts from Unit 1, but.
64 bit Kogge-Stone Adders in different logic styles – A study Rob McNish Satyanand Nalam.
1 Challenge the future Philip Jansen Driver Influence on the Fuel Consumption of a Hybrid Electric Vehicle Research on the Fuel Economy Benefits of the.
By: C. Eldracher, T. McKee, A Morrill, R. Robson. Supervised by: Professor Shams.
Class Report 林常仁 Low Power Design: System and Algorithm Levels.
JouleTrack - A Web Based Tool for Software Energy Profiling Amit Sinha and Anantha Chandrakasan Massachusetts Institute of Technology June 19, 2001.
FrontPage: Imagine you are as rich as Bill Gates. Can/do you “have it all”? The Last Word: No homework.
CS203 – Advanced Computer Architecture
Presented by Rania Kilany.  Energy consumption  Energy consumption is a major concern in many embedded computing systems.  Cache Memories 50%  Cache.
1 Aphirak Jansang Thiranun Dumrongson
LOW POWER DESIGN METHODS
Current Research Topic: Energy Model for Supporting Real Time Building Energy Management Objectives: Support the description of the building, organizing.
M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.
Adiabatic Technique for Energy Efficient Logic Circuits Design
Graduate Seminar Using Lazy Instruction Prediction to Reduce Processor Wakeup Power Dissipation Houman Homayoun April 2005.
Logic Families.
CS203 – Advanced Computer Architecture
Problem and Motivation
Electrical Circuits.
Hui Chen, Shinan Wang and Weisong Shi Wayne State University
The Pentium: A CISC Architecture
18-1 Schematic Diagrams and Circuits
Patent Portfolio on Chip Design for Smart Memories
Observation An OBSERVATION is something you identify using one or more of your five senses.  OBSERVATIONS give us information about the world around us. 
Jim Henry University of Tennessee at Chattanooga Richard L. Zollars
The University of Adelaide, School of Computer Science
Energy lesson 1.
BETONLINEBETONLINE A·+A·+

Presentation transcript:

Project Presentation Power optimization of an IR remote control Presented by Hazem Awad

Motivation & Objective Current Remote control devices operate on 2 or 4 AA batteries. Hence these devices consume a lot of energy. Goal is to reduce the number of batteries used and/or reduce power dissipation. Concern is with power reduction and not speed.

Plan Optimization will be done at the transistor level. This requires use of principles learned in this course. Using existing designs, I will attempt to re- size the transistors available in order to reduce power dissipation and/or power requirements If needed, I will attempt to redesign the device using one of the low-power logic families such as LVDCSL.

Project Status Found the device schematics on the web. Started preliminary analysis of design. In the process of deciding if there is a need to use another logic family or simply use transistor sizing techniques.

Time Permitting... Time permitting, I will try to optimize devices using 2 AA batteries. Currently, I am concentrating of devices that use 4 AA batteries. Time permitting, I will attempt to retain the speed performance of the device as well as reducing its power consumption.