Dr. Hoganson CSIS 4381 Finite State Recognizer In this project, we will use the MicroStamp to function as a Finite State Recognizer (FSR). A FSR is a type.

Slides:



Advertisements
Similar presentations
Shift-Registers and Push Button Debounce
Advertisements

Finite State Machine Continued
Lecture #24 Page 1 EE 367 – Logic Design Lecture #24 Agenda 1.State Machines Review Announcements 1.n/a.
Unit 7 Discrete Controllers
COE 202: Digital Logic Design Sequential Circuits Part 3
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Finite state machines.
Contemporary Logic Design Finite State Machine Design © R.H. Katz Transparency No Chapter #8: Finite State Machine Design 8.5 Finite State Machine.
Shift Registers and Counters By Lakshmi Things that appear hard are normally trivial, If you do the obvious in the obvious way. After all, how “tough”
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
Dr. Hoganson CSIS HC11 Demo Program This is our first lab using the 68HC11 microcontroller. We will “talk” to the microcontroller from a PC, run.
ECEN 248 Lab 6: De-Bouncing, Counters & LCD Display Control
1 Starting & Stopping Motors Pico Pico LAB#4. 2 Program a series of three basic ladder logic rungs. These basic rungs are the most common rungs found.
CS1101: Programming Methodology Aaron Tan.
ELEC 1041 Digital Electronics Tutorial: Word Problems
Dr. Hoganson CSIS Segment Display and Count by 16 This is our third lab using the 68HC11 microcontroller. We will write a program that counts by.
CIS-305: Data Structures Fall Organizational Details Class Meeting: 4 :00-6:45pm, Tuesday, Room SCIT215 Instructor: Dr. Igor Aizenberg Office:
State Machines State diagrams SE-2030 Dr. Rob Hasker 1 Based on slides written by Dr. Mark L. Hornick Used with permission.
Digilent System Board Capabilities Serial Port (RS-232) Parallel Port 1 Pushbutton Hint: Good for a reset button Connected to a clock input. See Digilent.
1 4-Integrating Peripherals in Embedded Systems (cont.)
Elevator Controller We’re hired to design a digital elevator controller for a four-floor building st try: Design a counter that counts up.
Hierarchical Design Methodology This methodology allows the designer to: –Transform a schematic into a module –Use submodules to create new modules from.
Module 1: Introduction to PLC
AUTOMATA THEORY Reference Introduction to Automata Theory Languages and Computation Hopcraft, Ullman and Motwani.
CSIS 3510 Dr. Hoganson Bus Construction CSIS 3510 Computer Organization and Architecture Bus construction alternatives Bus control issues Bus arbitration.
ECE 551 Digital System Design & Synthesis Fall 2011 Midterm Exam Overview.
Dr. Hoganson CSIS 4381 Input from Port D In this project, we will use port D as input and port A as output, by connecting three input bits of port D to.
Digital Electronics Board-of-Education : Input. Board of Education - Input This presentation will explain, both from a hardware and software perspective,
ALGORITHM List of instructions for carrying out some process step by step. A sequence of instructions which has a clear meaning and can performed with.
Slide 1 Project 1 Task 2 T&N3311 PJ1 Information & Communications Technology HD in Telecommunications and Networking Task 2 Briefing The Design of a Computer.
ECE 448: Lab 4 VGA Display Mini-Pacman. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
Instructor: Alexander Stoytchev
State Table Problem #1 An electronic lock is controlled by a keypad, which has three buttons labeled A, B, and R. The keypad is restricted such that, at.
SIMON Presented By: Amanda Buczkowski James Jenkins Fadi Hanna.
Projects 8051.
Slide 1 Project 1 Task 1 T&N3311 PJ1 Information & Communications Technology HD in Telecommunications and Networking Survey Form Simply put a cross in.
The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL State Machines Anselmo Lastra.
1 ENGG 1015 Tutorial Three Examples of Finite State Machines Supplementary notes Learning Objectives  Learn about Design of Finite State Machines Ack.:
Counting with the Count.
State Machines State diagrams SE-2030 Dr. Mark L. Hornick 1.
ENG2410 Digital Design LAB #7 LAB #7 Sequential Logic Design “Sequence Recognizer” Using both Schematic Capture and VHDL.
Lecture (8) Programming Design Dr. Emad Elsharkawy Eng- Omar Salah Dr:Emad Elsharkawy 1 Saturday, 13 February 2016.
Teaching Digital Logic courses with Altera Technology
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
Lecture 22: Finite State Machines with Output. Moore Machine - A Moore machine is a 6-tuple (Q, , , , q 0,  ) where, (1) Q is a finite set of states.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Interrupt, again! Lin Zhong ELEC424, Fall 2010.
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
Module 1: Introduction to PLC
AS Computer Studies Finite State Machines 1.
Finite State Machines Dr K R Bond 2009
Computer Organization
Lab. on Finite State Machine
COMP541 Sequential Logic – 2: Finite State Machines
Think What will be the output?
29th Oct Review Session 8.
Finite State Machines Part I
Programming Boe-Bots (Part 1)
Instructor: Alexander Stoytchev
* 312 Foundations II 332 Data Abstractions 311 I 351 Hw/Sw Interface
Washington University in St. Louis
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
P08331 – Microcontroller Board and Tutorial
2) For each of the finite state machines above, use the sets derived in part 1) to produce the following:   i.                  a set of sequences that.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Finite State Machine II
ECE 352 Digital System Fundamentals
Finite State Machine Continued
State Machine Design State Machine Design Digital Electronics
Presentation transcript:

Dr. Hoganson CSIS 4381 Finite State Recognizer In this project, we will use the MicroStamp to function as a Finite State Recognizer (FSR). A FSR is a type of Finite State Machine that is used to identify patterns in a stream of inputs. One example is in data comm, where a frame or packet includes special characters – to identify the start of end of a frame, or other control purposes. The machine monitors the stream of incoming bits, and generates a signal or interrupt upon recognizing a control character. Another classic example is a drink machine, that counts coins until the price has been reached, then allows a drink to be released.

Dr. Hoganson CSIS 4381 Note: In a course on digital logic, the construction of a FSR is a classic lab exercise. A FSR can be represented with a graph of states, transitions, and inputs: A 1/0 State Transition Input/Output

Dr. Hoganson CSIS 4381 FSR Example A FSR for the pattern 1101: (non overlapping) 1/0 A DC B 0/01/1 Start 0/0 1/0 0/0 States: A: haven’t seen anything yet B: have seen a “1” C: have seen a “11” D: have seen a “110” Note that each state has two transitions leaving it (binary). Check: 1100, 11101,

Dr. Hoganson CSIS 4381 FSR Example A FSR for the pattern 1101: (overlapping patterns) 1/0 ADCB 0/0 1/1 Start 0/0 1/0 0/0 A: haven’t seen anything yet B: have seen a “1” C: have seen a “11” D: have seen a “110” This version recognizes 1101 twice in this pattern:

Dr. Hoganson CSIS 4381 FSR Example A FSR for the pattern 0110: (Overlapping patterns) 0/0 ADCB 1/0 0/1 Start 1/0 0/0 1/0 A: haven’t seen anything yet B: have seen a “0” C: have seen a “01” D: have seen a “011” This version recognizes 0110 twice in this pattern:

Dr. Hoganson CSIS 4381 Your next lab project Write a program for the MicroStamp11 to recognize the sequence: Allow overlapping patterns. Use a switch for the arriving input bit. Use a pushbutton switch to signal the micro-controller that a new bit has arrived, that it needs to check. When the sequence is recognized, light LED 7. For debugging, and as a check, the current “state” of the machine will be displayed using LEDs 1&0: –00 – A –01 – B –10 – C –11 - D

You may choose to use SW0-7 for the data bit Use pushbutton switch B to signal that data has arrived.

Dr. Hoganson CSIS 4381 Lab project continued Document your project in your lab notebook. Include a FSR diagram for Include a initial flowchart for your first design. Include a final flowchart of your program that works. We will use Wed of this week, and Monday of next week for lab time. Last class day is Wed December 11. Final exam is: ( 6:30pm MW classes) –December 16, 6:30pm-8:30pm

Dr. Hoganson CSIS 4381 High-Level Design Suggestions Start Next State Input Loop Display State Subroutine Get Input Push Button Pressed