Fundamentals of digital electronics Prepared by - Anuradha Tandon Assistant Professor, Instrumentation & Control Engineering Branch, IT, NU.

Slides:



Advertisements
Similar presentations
Combinational Logic Circuits Is the logic circuit where the output always depends on the inputs irrespective of the previous state with out the feed back.
Advertisements

Boolean Algebra and Combinational Logic
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
Chapter 2 – Combinational Logic Circuits Part 1 – Gate Circuits and Boolean Equations Logic and Computer Design Fundamentals.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 3-1 Chapter #2: Two-Level Combinational Logic Section 2.1, Logic Functions.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
CSCE 211: Digital Logic Design
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
Digital Fundamentals with PLD Programming Floyd Chapter 4
Chapter 2: Boolean Algebra and Logic Functions
Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
KU College of Engineering Elec 204: Digital Systems Design
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
Digital Logic Chapter 4 Presented by Prof Tim Johnson
Chapter 3.5 Logic Circuits. How does Boolean algebra relate to computer circuits? Data is stored and manipulated in a computer as a binary number. Individual.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
Boolean Algebra and Digital Circuits
Switching functions The postulates and sets of Boolean logic are presented in generic terms without the elements of K being specified In EE we need to.
ECE 331 – Digital System Design
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Representation of Logic Circuits EE 208 – Logic Design Chapter 2 Sohaib Majzoub.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
1 Digital Logic Design Week 5 Simplifying logic expressions.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Overview Part 1 – Gate Circuits and Boolean Equations
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
LOGIC GATES & BOOLEAN ALGEBRA
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 6 – Canonical Forms.
Chap 2. Combinational Logic Circuits
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Chapter 2 Digital Design and Computer Architecture, 2 nd Edition Chapter 2 David Money Harris and Sarah L. Harris.
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Module –I Switching Function
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 4 © 2008 Pearson Education.
CS151 Introduction to Digital Design Chapter Map Simplification.
Chapter 2: Basic Definitions BB inary Operators ●A●AND z = x y = x yz=1 if x=1 AND y=1 ●O●OR z = x + yz=1 if x=1 OR y=1 ●N●NOT z = x = x’ z=1 if x=0.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Binary Numbers For digital systems, the.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
Introduction to Digital Electronics Lecture 5: Function Minimisation.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
Boolean Algebra and Logic Gates COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 Instructor: Andrew B. Kahng (lecture)
Karnaugh Maps.
COE 202: Digital Logic Design Combinational Logic Part 2
BASIC & COMBINATIONAL LOGIC CIRCUIT
Combinatorial Logic Circuit
Analysis of Logic Circuits Example 1
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
Lecture 3: Incompletely Specified Functions and K Maps
Computer Architecture
Presentation transcript:

Fundamentals of digital electronics Prepared by - Anuradha Tandon Assistant Professor, Instrumentation & Control Engineering Branch, IT, NU

Why go digital?  Analogue signal processing is achieved by using analogue components such as:  Resistors.  Capacitors.  Inductors.  The inherent tolerances associated with these components, temperature, voltage changes and mechanical vibrations can dramatically affect the effectiveness of the analogue circuitry.

Why Use Binary Logic Only?  Use of transistor as a switch  Controlling the transistor operation in either ON and OFF state  If use more than two logic levels, transistor needs to be operated in the active region where operating the transistor is difficult

Boolean Functions: Terminology  F(a,b,c) = a’bc + abc’ + ab + c Variable – Represents a value (0 or 1), Three variables: a, b, and c Literal – Appearance of a variable, in true or complemented form – Nine literals: a’, b, c, a, b, c’, a, b, and c Product term – Product of literals, Four product terms: a’bc, abc’, ab, c Sum‐of‐products (SOP) – Above equation is in sum‐of‐products form. – “F = (a+b)c + d” is not.

Boolean Logic Function  Can be represented in two forms:  Sum-of-Products (SOP) F(A, B, C) = A’BC + BC’ + AB  Product-of-Sums (POS) F(A, B, C) = (A + B’ + C’).(B’ + C).(A’ + B’)

 The Boolean function expressed in SOP form can implemented using two levels of basic logic gates:  1 st level of AND gates to represent the AND terms and,  The 2 nd level of OR gates to OR the AND terms Boolean Logic Function cont.….

 For example the function F(X,Y,Z) = XZ+Y’Z+X’YZ can be represented using 2-input AND and OR gates as shown in the Fig. 1: Boolean Logic Function cont.…. Fig. - 1

 The Boolean function expressed in POS form can implemented using two levels of basic logic gates:  1 st level of OR gates to represent the OR terms and,  The 2 nd level of AND gates to AND the OR terms Boolean Logic Function cont.….

 For example the function F(X,Y,Z)=(X+Z)(Y’+Z) (X’+Y+Z) can be represented using 2-input AND and OR gates as shown in the Fig. 2: Boolean Logic Function cont.…. Fig. - 2

 SOP or POS form of expression of Boolean logic function is called the standard form  The other way to represent the Boolean logic function is the canonical form Boolean Logic Function cont.….

Canonical Form  The Boolean function is represented as either  Sum-of-Minterms (SOM) or  Product-of-Maxterms (POM)

Canonical Forms  It is useful to specify Boolean functions in a form that: – Allows comparison for equality. – Has a correspondence to the truth tables  Canonical Forms in common usage: – Sum of Minterms (SOM) – Product of Maxterms (POM)

Minterms  product term is a term where literals are ANDed. Example: x’y’, xz, xyz, …  Minterm : A product term in which all variables appear exactly once, in normal or complemented form Example: F(x,y,z) has 8 minterms x’y’z’, x’y’z, x’yz’,...

Minterms cont.……  Function with n variables has 2n minterms  A minterm equals 1 at exactly one input combination and is equal to 0 otherwise Example: x’y’z’ = 1 only when x=0, y=0, z=0  A minterm is denoted as m i where i corresponds the input combination at which this minterm is equal to 1

2 variable minterms  Two variables (X and Y) produce 2x2=4 combinations XY (both normal) XY’ (X normal, Y complemented) X’Y (X complemented, Y normal) X’Y’ (both complemented)

Maxterms  Maxterms are OR terms with every variable in true or complemented form. X+Y (both normal) X+Y’ (x normal, y complemented) X’+Y (x complemented, y normal) X’+Y’ (both complemented)

2 Variable Minterms and Maxterms  The index above is important for describing which variables in the terms are true and which are complemented.

Expressing Functions using Minterms  Boolean function can be expressed algebraically from a give truth table  Forming sum of ALL the minterms that produce 1 in the function

Expressing Functions with Maxterms  Boolean function : Expressed algebraically from a give truth table  By forming logical product (AND) of ALL the maxterms that produce 0 in the function Example: Consider the function defined by the truth table F(X,Y,Z) = Π M(1,3,4,6) Applying DeMorgan F’ = m + m + m + m = Σm( ) F = F’’ = [m1 + m3 + m4 + m6]’ = m1’.m3’.m4’.m6’ = M1.M3.M4.M6 = Π M(1,3,4,6)

Sum of Minterms v/s Product of Maxterms  A function can be expressed algebraically as: The sum of minterms The product of maxterms  Given the truth table, writing F as Σmi – for all minterms that produce 1 in the table, or ΠMi – for all maxterms that produce 0 in the table  Minterms and Maxterms are complement of each other.

Example: minterm & maxterm

Example cont.….

SOP and POS Conversion SOP POS F = AB + CD = (AB+C)(AB+D) = (A+C)(B+C)(AB+D) = ( A+C)(B+C)(A+D)(B+D) POS SOP F =(A’+B)(A’+C)(C+D) =( A’+BC)(C+D) = A’C+A’D+BCC+BCD = A C+A D+BC+BCD = A’C+A’D+BC

Simplification of Boolean Functions  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each gate (other then Inverter) having less number of inputs, may reduce the cost of the implementation.  There are 2 methods for simplification of Boolean functions.

 Algebraic method by using Identities & Theorem  Graphical method by using Karnaugh Map method –The K‐map method is easy and straightforward –A graphical method of simplifying logic equations or truth tables -Also called a K map Simplification of Boolean Functions cont.….

Karnaugh Map  A K‐map for a function of n variables consists of 2n cells, and,  in every row and column, two adjacent cells should differ in the value of only one of the logic variables  Theoretically can be used for any number of input variables, but practically limited to 5 or 6 variables.

Gray Code  Gray code is a binary value encoding in which adjacent values only differ by one bit

Truth Table Adjacencies

K – map Method  The truth table values are placed in the K map  Adjacent K map square differ in only one variable both horizontally and vertically.  The pattern from top to bottom and left to right must be in the form  A SOP expression can be obtained by Oring all squares that contain a 1. A’B’, A’B, AB, AB’ 00, 01, 11, 01

Filling of K - map

K - map  In a K‐map, physical adjacency does imply gray code adjacency F =A’B’ + A’B = A’ F = A’B + AB = B

Combinational Circuits  Combinational circuit – Output depends on present input – Examples: F (A,B,C), FA, HA, Multiplier, Decoder, Multiplexor, Adder, Priority Encoder Y = F (a,b) Propagation delay Y(t+tpd)=F(a(t), b(t))

Decoder  Reception counter : When you reach a Academic Institute – Receptionist Ask: Which Dept. to Go ? – Receptionist Redirect you to some building according to your Answer.  Decoder : knows what to do with this: Decode N input: 2N output Memory Addressing – Address to a particular location

Decoder  2‐input decoder: four possible input binary numbers  So has four outputs, one for each possible input binary number

Decoder

Implementation of Boolean Function Using Decoder  Using a n‐to‐2n decoder and OR gates any functions of n variables can be implemented. Example: S(x,y,z)= Σ(1,2,4,7), C(x,y,z)=Σ(3,5,6,7) Functions S and C can be implemented using a 3‐to‐8 decoder and two 4‐input OR gates

Implementation of S and C

Multiplexer  Mux: Another popular combinational building block – Routes one of its N data inputs to its one output, based on binary value of select inputs  4 input mux  needs 2 select inputs to indicate which input to route through  8 input mux  3 select inputs  N inputs  log2(N) selects – Like a rail yard switch

MUX Internal Design

MUX Internal Design cont.….

Implementation of Logic Function Using MUX

Sequential Circuits  Output depends not just on present inputs  But also on past sequence of inputs (State) Stores bits, also known as having “state” Simple example: a circuit that counts up in binary

Sequential Circuits

Example Needing Bit Storage  Flight attendant call button – Press call: light turns on Stays on after button released – Press cancel: light turns off – Logic gate circuit to implement this?

First Attempt at Bit Storage  We need some sort of feedback – Does the right S Q circuit on do what we want? No: Once Q becomes 1 (when S=1), Q stays forever – no value of S can bring back to 0