AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.

Slides:



Advertisements
Similar presentations
Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.
Advertisements

RF Circuit Design Chris Fuller /7/2012.
   >>> 
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.
9/29/2004EE 42 fall 2004 lecture 131 Lecture #13 Power supplies, dependent sources, summary of ideal components Reading: Malvino chapter 3, Next:
1 Chapter 5 Sensors and Detectors A detector is typically the first stage of a communication system. Noise in this stage may have significant effects on.
04/11/02EECS 3121 Lecture 26: Interconnect Modeling, continued EECS 312 Reading: 8.2.2, (text) HW 8 is due now!
Nasty Realities EECS 150 – Lab6 Spring 2001 By Steve Fang.
TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.
Example Problem You are measuring the EEG of a patient and accidently choose two different types of electrodes for EEG lead. One of them has a source impedance.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Layout Considerations of Non-Isolated Switching Mode Power Supply
9/27/2004EE 42 fall 2004 lecture 121 Lecture #12 Circuit models for Diodes, Power supplies Reading: Malvino chapter 3, Next: 4.10, 5.1, 5.8 Then.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
In, Out , InOut , Gnd , Vdd, Source follower
AIDA: LEC-HEC connection Davide Braga Steve Thomas ASIC Design Group 16September 2010.
Transistor Amplifiers
ANALOG CIRCUIT AND DEVICES 10/7/ Semester I 2013/2014 Course Code: EEE 3123.
Chapter 07 Electronic Analysis of CMOS Logic Gates
ALBA Synchrotron – 17 June 2010 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona First Measurements on 3D Strips Detectors.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
Power Amplifiers Topics Covered in Chapter : Classes of Operation 31-2: Class A Amplifiers 31-3: Class B Push-Pull Amplifiers 31-4: Class C Amplifiers.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
Introduction to Operational Amplifiers
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
1 Device Simulations & Hardware Developments for CBM STS Sudeep Chatterji CBM Group GSI Helmholtz Centre for Heavy Ion Research CBM Collaboration Meeting,
Information for the assembly of the test board w/ PMT and preamps
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 December 2008.
ASIC buck converter prototypes for LHC upgrades
ASIC Activities for the PANDA GSI Peter Wieczorek.
AIDA: test plots Davide Braga Steve Thomas ASIC Design Group 22 September 2009.
Manolis Dris NTU of Athens CHIOS 4/2013 SIGNAL PROPAGATION IN MICROMEGAS.
Calorimeter upgrade meeting – LAL /Orsay – December 17 th 2009 Low noise preamplifier Upgrade of the front end electronics of the LHCb calorimeter.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.
CMOS Analog Design Using All-Region MOSFET Modeling
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
CSE251 Diode Applications – Rectifier Circuits. 2 Block diagram of a DC power supply. One of the most important applications of diodes is in the design.
Submitted To: Submitted By: Seminar On Regulated Power Supply.
The Working Theory of an RC Coupled Amplifier in Electronics.
Barrel EM Calorimeter Preamp / Shaper Update Mitch Newcomer, Andrew Townley Prepared for Munich Liquid Argon Week 2011.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
AIDA design review 31 July 2008 Davide Braga Steve Thomas
HEC I chip design Short summary (J.Bán).
Basic MOS Amplifiers: DC and Low Frequency Behavior
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group
AIDA design review 12 May 2008 Davide Braga Steve Thomas
Application of VATAGP7 ASICs in the Silicon detectors for the central tracker (forward part) S. Khabarov, A. Makankin, N. Zamiatin, ,
HPD with external readout
Calibration On pixel calibration capacitor; 20fF
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
LHCb calorimeter main features
AIDA design review 12 November 2008 Davide Braga Steve Thomas
STATUS OF SKIROC and ECAL FE PCB
Chapter 6: Voltage Regulator
ECAL Electronics Status
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009

AIDA design review2 External capacitors: crosstalk The most sensitive biasing internal nodes have been identified and routed to a PAD to allow the use of external capacitors to stabilize those nets. Is therefore possible to reduce both noise and crosstalk between different channels. The use of external capacitor on vcasc_preAmp reduces the crosstalk due to high energy implant in a different channel preAmpOut -no ext.cap preAmpOut - ext.cap shaperOut – no ext.cap shaperOut –ext.cap

11 February 2009AIDA design review3 External capacitors: crosstalk Simulations including a resistor to model the equivalent resistance of bias tracks across the chip have not highlighted the need for two external capacitors for the same net at the two opposite sides of the chip. A full simulation of the parasitics though is too complex too run and it might be necessary to load critical nets on both sides if the test results suggest it.

11 February 2009AIDA design review4 External capacitors: noise The noise performance is improved when the shaper’s reference is filtered with a big external capacitor (N.B: a 10Ω resistor is integrated on chip) C ext =1pF 1nF 1μF1μF

11 February 2009AIDA design review5 Power supply resistance (1) The power supply’s equivalent resistance could be a major source of crosstalk, simulation have been run to identify a maximum value for this resistance: 1.In the first simplified model a resistance is placed between the ideal vdd (3.3V) and the effective one: looking at the shaper’s output of a non-active channel we can see that the effect of crosstalk increases together with the value of the resistor model2 model1

11 February 2009AIDA design review6 vddI power_supply (2 channel + bias block)

11 February 2009AIDA design review7 Power supply resistance (1) Structures due to crosstalk appears on the shaper’s output when the power supply’ resistance is ~.1Ω R PowerSupply =0Ω 1mΩ 10mΩ 100mΩ 1Ω1Ω

11 February 2009AIDA design review8 Power supply resistance (2) 2.A second set of simulation models the resistance between the ASIC’s and the detector’s grounds: a spurious signal appears across the detector capacitance due to crosstalk via the power supply’s nets Charge across input coupling capacitor R PowerSupply =0Ω R PowerSupply =1mΩ R PowerSupply =10mΩ

11 February 2009AIDA design review9 Power supply resistance (2) preAmplifier’s output

11 February 2009AIDA design review10 Power supply resistance (2) Shaper’s output R PowerSupply =0Ω R PowerSupply =1mΩ R PowerSupply =10mΩ

11 February 2009AIDA design review11 Conclusions Power supply tracking resistance on chip likely to be ~10mΩ Resistance off chip must be as small as possible, possible between 1mΩ to 10mΩ