Models of Hierarchical Memory. Two-Level Memory Hierarchy Problem starts out on disk Solution is to be written to disk Cost of an algorithm is the number.

Slides:



Advertisements
Similar presentations
Analysis of Computer Algorithms
Advertisements

Chapter Three: Interconnection Structure
Computer Organization, Bus Structure
Communication Lower Bound for the Fast Fourier Transform Michael Anderson Communication-Avoiding Algorithms (CS294) Fall 2011.
Communication-Avoiding Algorithms Jim Demmel EECS & Math Departments UC Berkeley.
Lecture 8: Memory Hierarchy Cache Performance Kai Bu
6.830 Lecture 9 10/1/2014 Join Algorithms. Database Internals Outline Front End Admission Control Connection Management (sql) Parser (parse tree) Rewriter.
Super computers Parallel Processing By: Lecturer \ Aisha Dawood.
COMPUTER ORGANIZATION CHAPTER SUBSYSTEM INTERCONNECTION.
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
I/O-Algorithms Lars Arge January 31, Lars Arge I/O-algorithms 2 Random Access Machine Model Standard theoretical model of computation: –Infinite.
Advanced Topics in Algorithms and Data Structures Page 1 Parallel merging through partitioning The partitioning strategy consists of: Breaking up the given.
I/O Efficient Algorithms. Problem Data is often too massive to fit in the internal memory The I/O communication between internal memory (fast) and external.
1 Advanced Database Technology February 12, 2004 DATA STORAGE (Lecture based on [GUW ], [Sanders03, ], and [MaheshwariZeh03, ])
Processor Design 5Z0321 Processor Design 5Z032 Chapter 8 Interfacing Processors and Peripherals Henk Corporaal.
I/O-Algorithms Lars Arge Spring 2009 January 27, 2009.
I/O-Algorithms Lars Arge Spring 2007 January 30, 2007.
I/O-Algorithms Lars Arge Aarhus University February 7, 2005.
Chapter 10 Switching Fabrics. Outline Physical Interconnection Physical box with backplane Individual blades plug into backplane slots Each blade contains.
I/O-Algorithms Lars Arge Aarhus University February 6, 2007.
I/O-Algorithms Lars Arge Spring 2006 February 2, 2006.
Chapter 4 Parallel Sort and GroupBy 4.1Sorting, Duplicate Removal and Aggregate 4.2Serial External Sorting Method 4.3Algorithms for Parallel External Sort.
1 Lecture 23: Multiprocessors Today’s topics:  RAID  Multiprocessor taxonomy  Snooping-based cache coherence protocol.
Sorting networks Efficient Parallel Algorithms COMP308.
CSCI 8150 Advanced Computer Architecture Hwang, Chapter 7 Multiprocessors and Multicomputers 7.1 Multiprocessor System Interconnects.
External Memory Algorithms Kamesh Munagala. External Memory Model Aggrawal and Vitter, 1988.
I/O-Algorithms Lars Arge Spring 2008 January 31, 2008.
Introduction to Parallel Processing Ch. 12, Pg
Cache-Oblivious Dynamic Dictionaries with Update/Query Tradeoff Gerth Stølting Brodal Erik D. Demaine Jeremy T. Fineman John Iacono Stefan Langerman J.
Database System Architectures  Client-server Database System  Parallel Database System  Distributed Database System Wei Jiang.
2. Methods for I/O Operations
Improved results for a memory allocation problem Rob van Stee University of Karlsruhe Germany Leah Epstein University of Haifa Israel WADS 2007 WAOA 2007.
File Systems and N/W attached storage (NAS) | VTU NOTES | QUESTION PAPERS | NEWS | VTU RESULTS | FORUM | BOOKSPAR ANDROID APP.
Introduction to Symmetric Multiprocessors Süha TUNA Bilişim Enstitüsü UHeM Yaz Çalıştayı
Shilpa Seth.  Centralized System Centralized System  Client Server System Client Server System  Parallel System Parallel System.
Computer Organization Computer Organization & Assembly Language: Module 2.
I/O-Algorithms Lars Arge Fall 2014 August 28, 2014.
CPU BASICS, THE BUS, CLOCKS, I/O SUBSYSTEM Philip Chan.
Bin Yao Spring 2014 (Slides were made available by Feifei Li) Advanced Topics in Data Management.
Architecture Examples And Hierarchy Samuel Njoroge.
CHAPTER 12 INTRODUCTION TO PARALLEL PROCESSING CS 147 Guy Wong page
Duality between Reading and Writing with Applications to Sorting Jeff Vitter Department of Computer Science Center for Geometric & Biological Computing.
Chapter Twelve Memory Organization
Communication and Computation on Arrays with Reconfigurable Optical Buses Yi Pan, Ph.D. IEEE Computer Society Distinguished Visitors Program Speaker Department.
Input-Output Organization
Modes of transfer in computer
7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)
Computer Organization. This module surveys the physical resources of a computer system.  Basic components  CPU  Memory  Bus  I/O devices  CPU structure.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
DIGITAL SIGNAL PROCESSORS. Von Neumann Architecture Computers to be programmed by codes residing in memory. Single Memory to store data and program.
© 2006 EMC Corporation. All rights reserved. The Host Environment Module 2.1.
Computer Studies (AL) I/O Management. Reference Silberschatz, Galvin, Gagne “Operating System Concepts 6 th edition”, 2003, Wiley Stallings, “Operating.
Lecture 1: Basic Operators in Large Data CS 6931 Database Seminar.
1 Chapter Seven. 2 SRAM: –value is stored on a pair of inverting gates –very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: –value.
Chapter 11 System Performance Enhancement. Basic Operation of a Computer l Program is loaded into memory l Instruction is fetched from memory l Operands.
System on a Programmable Chip (System on a Reprogrammable Chip)
CMSC 611: Advanced Computer Architecture Memory & Virtual Memory Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material.
A computer consists of five functionally independent main parts.
1 Computer Architecture & Assembly Language Spring 2001 Dr. Richard Spillman Lecture 26 – Alternative Architectures.
Recovery Control (Chapter 17)
There are many different ways that i/o scheduling can be done.
Function Notation “f of x” Input = x Output = f(x) = y.
Numerical Algorithms Quiz questions
Lecture 23: Virtual Memory, Multiprocessors
Course Outline for Computer Architecture
Database System Architectures
Algorithm Analysis T(n) O() Growth Rates 5/21/2019 CS 303 – Big ‘Oh’
William Stallings Computer Organization and Architecture
Presentation transcript:

Models of Hierarchical Memory

Two-Level Memory Hierarchy Problem starts out on disk Solution is to be written to disk Cost of an algorithm is the number of input and output operations. Individual items may be blocked into blocks of size B

Parallel Disk Subsystems Unrestricted Parallel Model Items are blocked on the disk, with B items per block Any D blocks can be read or written simultaneously in one I/O [Aggarwal, Vitter 1987]

Parallel Disk Subsystems: Parallel Disk Model [Vitter, Shriver 1990] D blocks can be read or written simultaneously, but only if they reside on distinct disks More realistic than the unrestricted parallel model Still not entirely realistic, since the CPU may now become the bottleneck if D is large enough.

Parallel Memory Hierarchies 12… H H hierarchies of the same type (with H CPUs) are connected by a “network” The network can do sorting deterministically in log H time

P Processors/D Disks The number of disks D can be either more than, the same as, or less than the number of processors.

Multilevel Memory Hierarchies: Hierarchical Memory Model (HMM) [Aggarwal, Alpern, Chandra, Snir 1987] Access to memory location x takes time f(x) f is a non-decreasing function such that there exists a constant c such that f(2x) ≤ cf(x) for all x

Multilevel Memory Hierarchies: Block Transfer Model (BT) [Aggarwal, Chandra, Snir 1987] Access to memory location x takes time f(x) Once an access has been made, additional items can be “injected” at a cost of one per item

Multilevel Memory Hierarchies: Uniform Memory Hierarchies (UMH) [Alpern, Carter, Feig 1990] bandwidth b (l )  blocks each of size  ll There is a hierarchy of exponential-sized memory modules Each bus has a bandwidth associated with it All the buses can be active simultaneously

Parallel Memory Hierarchies: Results P-HMM f(x) = log x f(x) = x Algorithm is uniformly optimal for any cost function P-BT f(x) = log x f(x) = x, 0 <  < 1 f(x) = x,  = 1 f(x) = x,  > 1     These results use a modified Balance Sort for deterministic upper bounds [Vitter, Shriver 1990]

Parallel Memory Hierarchies: More Results P-UMH b(l) =1 b(l) = 1  (l+1) b(l) =  P-RUMH As above except tight lower bound for b(l) = 1/(l+1) P-SUMH b(l) =1 b(l) = 1  (l+1) b(l) =  -cl These results use a modified Balance Sort for deterministic upper bounds -cl