1 EGRE 426 Handout 1 8/25/09. 2 Preliminary EGRE 365 is a prerequisite for this class. Class web page egre426/index.html.

Slides:



Advertisements
Similar presentations
Prepared 7/28/2011 by T. O’Neil for 3460:677, Fall 2011, The University of Akron.
Advertisements

Lecture 38: Chapter 7: Multiprocessors Today’s topic –Vector processors –GPUs –An example 1.
Pipeline and Vector Processing (Chapter2 and Appendix A)
Intel Microprocessors A Short History. 1971: 4004 Microprocessor 1971: 4004 Microprocessor  The 4004 was Intel's first microprocessor.  This breakthrough.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
Computer Organization: Introduction Spring 2006 Jen-Chang Liu ( )
Computer Architecture Instructor: Wen-Hung Liao Office: 大仁樓三樓 Office hours: TBA Course web page:
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 2 - Technology.
1  1998 Morgan Kaufmann Publishers Lectures for 2nd Edition Note: these lectures are often supplemented with other materials and also problems from the.
Introduction to Parallel Processing Ch. 12, Pg
ECE2030 Introduction to Computer Engineering Lecture 1: Overview
Chapter 1 Sections 1.1 – 1.3 Dr. Iyad F. Jafar Introduction.
Cisc Complex Instruction Set Computing By Christopher Wong 1.
CS 470/570:Introduction to Parallel and Distributed Computing.
Michael Monroig Michael Fiorelli.  The Processor is also known as the CPU or Central Processing Unit.  Processors carry out the instructions of computer.
CPU Performance Assessment As-Bahiya Abu-Samra *Moore’s Law *Clock Speed *Instruction Execution Rate - MIPS - MFLOPS *SPEC Speed Metric *Amdahl’s.
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas Fall 2010.
CPE232 Introduction1 CPE 335 Computer Organization Introduction Dr. Gheith Abandah [Adapted from the slides of Professor Mary Irwin (
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture.
1 Chapter 1 Parallel Machines and Computations (Fundamentals of Parallel Processing) Dr. Ranette Halverson.
Multi-core architectures. Single-core computer Single-core CPU chip.
1.1 The Computer Revolution. Computer Revolution Early calculating machines Mechanical devices used to add and subtract By Babylonian (Iraq) 5000 years.
Pipeline And Vector Processing. Parallel Processing The purpose of parallel processing is to speed up the computer processing capability and increase.
1 Dr. Michael D. Featherstone Introduction to e-Commerce Laws of the Web.
Lecture 1: Performance EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2013, Dr. Rozier.
Flynn’s Taxonomy SISD: Although instruction execution may be pipelined, computers in this category can decode only a single instruction in unit time SIMD:
2015/10/14Part-I1 Introduction to Parallel Processing.
Parallel Processing - introduction  Traditionally, the computer has been viewed as a sequential machine. This view of the computer has never been entirely.
CHAPTER 12 INTRODUCTION TO PARALLEL PROCESSING CS 147 Guy Wong page
Chapter 2 Parallel Architecture. Moore’s Law The number of transistors on a chip doubles every years. – Has been valid for over 40 years – Can’t.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 February Session 6.
Parallel Processing Sharing the load. Inside a Processor Chip in Package Circuits Primarily Crystalline Silicon 1 mm – 25 mm on a side 100 million to.
Chapter 1 Performance & Technology Trends Read Sections 1.5, 1.6, and 1.8.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
Princes Nora Bint Abdul Rahman University Dept. of Computer & Information Sciences CS 321 Computer Organization & Assembly Language Lecture 1 (Course Introduction)
1 EGRE 426 Handout 1 8/22/08. 2 Preliminary EGRE 365 is a prerequisite for this class. Class web page egre426/index.html.
Computer Architecture And Organization UNIT-II Flynn’s Classification Of Computer Architectures.
Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2010
3/12/2013Computer Engg, IIT(BHU)1 INTRODUCTION-1.
Generations of Computing. The Computer Era Begins: The First Generation  1950s: First Generation for hardware and software Vacuum tubes worked as memory.
Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,
Classification of parallel computers Limitations of parallel processing.
Computer Architecture Furkan Rabee
DICCD Class-08. Parallel processing A parallel processing system is able to perform concurrent data processing to achieve faster execution time The system.
Integration Lower sums Upper sums
William Stallings Computer Organization and Architecture 6th Edition
Introduction to Parallel Processing
ECE2030 Introduction to Computer Engineering Lecture 1: Overview
CHAPTER SEVEN PARALLEL PROCESSING © Prepared By: Razif Razali.
Distributed Processors
CS 310: Computer Organization and Programming
Preliminary Computer Organization and Design 3rd edition, Designers Guide to VHDL. 1.
Parallel Processing - introduction
Flynn’s Classification Of Computer Architectures
Hardware September 19, 2017.
COSC 3406: Computer Organization
Morgan Kaufmann Publishers
Introduction to Hardware
EEL 4713/EEL 5764 Computer Architecture
T Computer Architecture, Autumn 2005
IT Basics 1.
CS/EE 6810: Computer Architecture
Overview Parallel Processing Pipelining
AN INTRODUCTION ON PARALLEL PROCESSING
Part 2: Parallel Models (I)
COMS 361 Computer Organization
COMPUTER ARCHITECTURES FOR PARALLEL ROCESSING
Dept. of Computer & Information Sciences (Course Introduction)
COMPUTER ORGANIZATION AND ARCHITECTURE
Presentation transcript:

1 EGRE 426 Handout 1 8/25/09

2 Preliminary EGRE 365 is a prerequisite for this class. Class web page egre426/index.html Syllabus Grades: –Quizzes (2)40% –Homework10% –Laboratory10% –Design Project15% –Final Exam25% Text book Computer Organization and Design 3 rd edition, Designers Guide to VHDL.

3 Computer Organization and Design This book and the slightly more advanced Computer Architecture a Quantitative Approach are the dominant computer architecture text books. Too big. –Chapter 1 – Read –Chapter 2-7 – will be covered in detail skipping some material. –Chapters 8-9 – Will depend on time. –Supplement with additional material.

4 Introduction We will learn not just how computers work, but gain an understanding into how and why computers evolved into the current generation. Computer have undergone rapid changes. –Increasing performance –Decreasing cost

5 History Computers did not really begin until World War II. The widespread use of microprocessors began about 35 years ago. Personal computers were not taken seriously until the introduction of the IBM PC in 1981.

6 Computers have resulted in the information revolution. Agricultural revolution. –Several Thousand years. Industrial revolution. –Several Hundred years. Information revolution. –A couple of decades.

7 My History I started at NASA in 1963 and worked in the computer division. –At that time computers were very expensive and very large. –Programs were written on punched cards (one line per card) and fed into the computer. –The state-of-the-art super computer that I worked with was capable of executing one million instructions per second, it cost several million dollars, and occupied the major portion of a large building.

8 My History continued In the 60’s I did early work in interactive computing techniques. –Forerunner of what we do today, but not practical when it required a dedicated super computer connected to a display console. In 1974 I completed my PhD and started working with microprocessors.

9 Moore’s Law One of the founders of Intel, Dr. Gordon Moore, observed in 1965 that the number of transistors in an IC was doubling every year. He predicted that this would continue for a couple of decades and then slow to doubling every 18 months. This prediction has proved remarkably accurate. So much so that it has come to be expected, and Moore’s prediction has become known as Moore’s law. –It is worth noting that since Moore made his prediction the consensus at any time has been that it would last for only about ten more years. –Economics not technology may be what actually stops Moore’s law.

10

11

12

13

14

15 Single instruction stream – single data stream

16 Multiple instruction stream – multiple data stream.

17 Single instruction stream – single data stream

18

19 Definitions Efficiency is the measurement of how close we come to achieving ideal speed up.

20

21 Assumptions All operations take one unit of time. All instructions and data are available when needed. i.e. We don’t have to wait for memory or communication. This is naïve and completely unrealistic, but can be used to teach some fundamental truths.

22 Conventional uniprocessor (SISD) TA1*B1A2*B2A3*B3A4*B4…An*Bn

23 Multiprocessor MIMD (unlimited processors) SIMD – same results. TA1*B1A2*B2A3*B3A4*B4…An*Bn

24 Multifunction computer (2 * units) TA1*B1A2*B2A3*B3A4*B4…An*Bn

25 SISD – single processor TA1A1 A2A2 A3A3 A4A4 A5A5 An

26 MIMD or SIMD – with unlimited processors TA1A1 A2A2 A3A3 A4A4 A5A5 An

27 Algorithm can effect speedup. SISD T A (B C D + E)A B C D +A E

28 Algorithm can effect speedup. MIMD T A (B C D + E)A B C D +A E

29 SISD Method A TA 0 + A 1 *X + A 2 *X*X + A 3 *X*X*X + A 4 *X*X*X*X

30 SISD Method B TA 0 + A 1 *X + A 2 *X*X + A 3 *X*X*X + A 4 *X*X*X*X

31 SISD Method C TA 0 + X ( A 1 +X ( A2 + X ( A3 + X ( A 4 + …))))

32 MIMD unlimited processors TA 0 + X ( A 1 +X ( A2 + X ( A3 + X ( A 4 + …))))

33 MIMD unlimited processors TA 0 + A 1 *X + A 2 *X*X + A 3 *X*X*X + A 4 *X*X*X*X

34 SIMD unlimited processors TA 0 + A 1 *X + A 2 *X*X + A 3 *X*X*X + A 4 *X*X*X*X

35 Where, And, for i > 2 Using an MIMD machine with unlimited processors, the time to compute is given by For example when N = 9, For N = 3000 T(3000)=23

36 Compute using a SISD computer with a add-multiply arithmetic unit. T(4) = 4

37 Pipeline examples

38

39

40

41

42

43 Using a four segment pipeline with the restriction that the pipeline must empty before a new type (add, multiply, etc.) of operation can begin. T 4 (4) = 16 segment times.

44 Using a four segment pipeline which does not require that the pipeline empty before a new type of operation can begin. T 4 (4)=15 segment times.