M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
ECE 506 Reconfigurable Computing ece. arizona
Survey of Reconfigurable Logic Technologies
Programmable Logic Devices
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Lecture 2: Field Programmable Gate Arrays I September 5, 2013 ECE 636 Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays I.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
Evolution of implementation technologies
Programmable logic and FPGA
Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.
Multiplexers, Decoders, and Programmable Logic Devices
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.
General FPGA Architecture Field Programmable Gate Array.
EET 252 Unit 5 Programmable Logic: FPGAs & HDLs  Read Floyd, Sections 11-5 to  Study Unit 5 e-Lesson.  Do Lab #5.  Lab #5a due next week. 
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.
05/12/06BR Fall 991 Programmable Logic So far, have only talked about PALs (see 22V10 figure next page). What is the next step in the evolution of PLDs?
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.
Lecture 7 1. Introduction  Comparison of Standard Logic Circuits and Programmable Logic Circuits  Evolution and Overview of PLC:  PROM, PLA, PAL 
EE4OI4 Engineering Design Programmable Logic Technology.
Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.
PLD (Programmable Logic Device) Wednesday, October 07, ARINDAM CHAKRABORTY LECTURER,DEPT. OF ECE INSTITUTE OF ENGINEERING & MANAGEMENT.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.
PROGRAMMABLE LOGIC DEVICES (PLD)
CSET 4650 Field Programmable Logic Devices
CPLD (Complex Programmable Logic Device)
1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.
J. Christiansen, CERN - EP/MIC
Galen SasakiEE 260 University of Hawaii1 Electronic Design Automation (EDA) EE 260 University of Hawaii.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Programmable Logic Devices
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Introduction to Programmable Logic Devices John Coughlan STFC Technology Department Detector & Electronics Division.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
Basic Sequential Components CT101 – Computing Systems Organization.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
EE3A1 Computer Hardware and Digital Design
FPGA Based System Design
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
EE121 John Wakerly Lecture #15
Programmable Logic Devices. Principle of Operation: Example: X = A.B + A’.B’ requires that fuses f1 and f4 to be “blown”.
PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
3-1 MKE1503/MEE10203 Programmable Electronics Computer Engineering Department Faculty of Electrical and Electronic Universiti Tun Hussein Onn Malaysia.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Rapid Prototyping with PLDs 4 th & 7 th October 2005.
Programmable Logic Devices Zainalabedin Samadi. Embedded Systems Technology  Programmable Processors  Application Specific Processor (ASIP)  Single.
FPGA 상명대학교 소프트웨어학부 2007년 1학기.
Field Programmable Gate Arrays
Issues in FPGA Technologies
Sequential Programmable Devices
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Programmable Logic Devices
Electronics for Physicists
FIGURE 7.1 Conventional and array logic diagrams for OR gate
Programmable Logic- How do they do that?
Electronics for Physicists
Programmable logic and FPGA
Presentation transcript:

M.Mohajjel

Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design

Reprogrammable PLDs Updating a device or correction of errors Reuse device for a different design Ideal for course laboratories 3Digital System Design

Programmable Read-Only Memory (PROM) Single level of programmability Fixed AND-array Programmable OR-array Digital System Design I0I1I2I3I4I0I1I2I3I4 A7 A6 A5 A4 A3 A2 A1 A0 5-to-32 decoder

Programmable Read-Only Memory (PROM) Example Digital System Design5 InputsOutputs I4I3I2I1I0A7A6A5A4A3A2A1A I0I1I2I3I4I0I1I2I3I4 A7 A6 A5 A4 A3 A2 A1 A0 5-to-32 decoder x xxx x x x x x x xx x xx x x x xx x xx x x x x x x x

Field-Programmable Logic Array (PLA) Two levels of configurable logic Programmable AND-array Programmable OR-array Digital System Design6

Field-Programmable Logic Array (PLA) Example Digital System Design7

Programmable Array Logic (PAL) Single level of programmability Programmable AND-array Fixed OR-array Digital System Design8

Programmable Array Logic (PAL) Example Digital System Design9 W = A B C’ + A’ B’ C D’ X = ? Y = ? Z = ?

Simple PLDs (SPLDs) Digital System Design10 Fixed AND array (decoder) Programmable OR array Programmable connections Outputs Inputs Programmable read-only memory (PROM) Programmable AND array Fixed OR array Programmable connections Outputs Inputs Programmable array logic (PAL) device Programmable logic array (PLA) Programmable AND array Programmable OR array Programmable connections Outputs Inputs Programmable connections

Sequential Programmable Devices Digital System Design11

Complex PLDs (CPLDs) Two levels of programmability PLD like blocks Global interconnection matrix Digital System Design12

Field-Programmable Gate Arrays (FPGAs) An array of uncommitted circuit elements, called logic blocks, and interconnect resources Three elements Logic blocks I/O blocks Interconnections Wires Switches Digital System Design13

FPGA Logic Blocks LUT-Based (look-up table) Mux-Based (multiplexer) Digital System Design14

Digital System Design15

Digital System Design16

Digital System Design17

User-Programmable Switch Technologies Fuse Used in PLAs Floating gate transistors Used in CPLDs Digital System Design18

User-Programmable Switch Technologies (cont.) SRAM-controlled Programmable Switches Used in FPGAs Advantages Easily changeable Track latest SRAM technology Disadvantages Volatile High Power dissipation Digital System Design19

User-Programmable Switch Technologies (cont.) SRAM-controlled Programmable Switches Programmable connections Pass-transistor Transmission gate Multiplexer Digital System Design20

User-Programmable Switch Technologies (cont.) Anti-fuse Used in FPGAs Modified CMOS technology Originally open-circuits Digital System Design21

User-Programmable Switch Technologies (cont.) Anti-fuse Advantages Less expensive than SRAM technology Low delay Low power dissipation power Disadvantages One-Time Programmable (OTP) Digital System Design22

User-Programmable Switch Technologies (cont.) Anti-fuse Advantages Less expensive than SRAM technology Low delay Low power dissipation power Disadvantages One-Time Programmable (OTP) Digital System Design23

Evolution of Programmable Logic Devices User-Programmable Switch Technologies (cont.) Digital System Design24

Designing Logic with FPGAs Digital System Design25 Mapping Placement Routing

Designing Logic with FPGAs (cont.) Mapping Example : Using 3-LUTs Digital System Design26

Configuring an FPGA Millions of SRAM cells holding LUTs and Interconnect Routing Volatile Memory Lose configuration when board power is turned off. Keep Bit Pattern describing the SRAM cells in non-Volatile Memory e.g. PROM or Digital Camera card Digital System Design27 Programming Bit File

Altera CPLDs MAX 7000 Logic Array Blocks (LABs) Programmable Interconnect Array (PIA). Digital System Design28

Altera CPLDs MAX 7000 LAB Two sets of eight macrocells Digital System Design29

Xilinx XC4000 FPGA Configurable Logic Block (CLB) Digital System Design30

Xilinx XC4000 FPGA (cont.) Interconnect structure Digital System Design31

Altera FLEX 8000 FPGA Logic Element (LE) Digital System Design32

Altera FLEX 8000 FPGA (cont.) Carry Chain Digital System Design33

Altera FLEX 8000 FPGA (cont.) Cascade Chain Digital System Design34

Altera FLEX 8000 FPGA (cont.) Logic Array Blocks Local interconnect Digital System Design35

Altera FLEX 8000 FPGA (cont.) FastTrack (global interconnect) Digital System Design36

Altera FLEX FPGA (cont.) Embedded Array Blocks Digital System Design37

Altera FLEX FPGA (cont.) EAB structure Digital System Design38

Xilinx Spartan-6 FPGA CLB Digital System Design39

Xilinx Spartan-6 FPGA SLICE Digital System Design40

Xilinx Spartan-6 FPGA SLICE Digital System Design41

Xilinx Spartan-6 FPGA SLICE Digital System Design42

Xilinx Spartan-6 FPGA LUT6 Digital System Design43

Xilinx Spartan-6 FPGA LUT6 Digital System Design44

Xilinx Spartan-6 FPGA Shift register lookup table (SRL) Digital System Design45

Xilinx Spartan-6 FPGA SLICEM Used as Distributed Memory Digital System Design46

Xilinx Spartan-6 FPGA Block RAM Digital System Design47

Xilinx Spartan-6 FPGA DSP48A1 Slice Digital System Design48

Xilinx Spartan-6 FPGA Interconnect Channels Digital System Design49

Computer Aided Design (CAD) Flow for FPDs Digital System Design50

System on a Chip Add Embedded Micro-Processor Cores in Fabric e.g. RISC PowerPC Ethernet Interface Run Operating System e.g. Linux Combine Micro-Processor & Massively Parallel Logic Dual Design Flows Firmware HDL Software C Digital System Design51