Minimization Karnaugh Maps

Slides:



Advertisements
Similar presentations
ECE 238L Computer Logic Design Spring 2010
Advertisements

ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
Boolean Algebra and Combinational Logic
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Computer Logic and Digital Design Chapter 2 Henry Hexmoor AND logic
Karnaugh Maps for Simplification
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
Combinational Logic Circuits Chapter 2 Mano and Kime.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Boolean Algebra and Logic Simplification
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information.
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
1 Logic Gates Digital Computer Logic Kashif Bashir WWW:
Boolean Algebra and Digital Circuits
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Gate-Level Minimization
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
Simplification of switching functions Simplify – why? –Switching functions map to switching circuits –Simpler function  simpler circuit –Reduce hardware.
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
ECE 3110: Introduction to Digital Systems
Karnaugh Maps (K-Maps)
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CS151 Introduction to Digital Design Chapter Map Simplification.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Dr. Nermin Hamza. x · y = y · x x + y = y + x x · (y · z) = (x · y) · z x + (y + z) = (x + y) + z x · (y + z) = (x · y) + (x · z) x + (y · z) = (x + y)
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
CHAPTER 2 Boolean Algebra
ECE 2110: Introduction to Digital Systems
Karnaugh Maps.
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Example Question: Consider the expressions: (a) F = XY + XY'
ECE 331 – Digital System Design
Computer Organization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Karnaugh Maps (K maps).
Analysis of Logic Circuits Example 1
Karnaugh Maps (K-Maps)
Presentation transcript:

Minimization Karnaugh Maps

Minimization Logic Function minimization : Simplifying the logic function to reduce the number and size of gates. Minimization methods: 1- Using theorems T9,T9’, T10,T10’ 2- Karnaugh map

Algebraic simplification Starting from a truth table, or a minterm (maxterm) list Reduce the cost of a 2-level circuit: Minimize # of first-level gates Minimize # of inputs of gates Do not consider the cost of input inverters: assuming that both true and complemented versions of all input variables are available.

Algebraic simplification T10, X.Y+X.Y’=X T10’: (X+Y).(X+Y’)=X Generalization of the theorems: (Given product term).Y+(Given product term).Y’= Given product term (Given product term+Y).(Given product term+Y’)= Given product term Reduce number of gates and gate inputs

Prime detector

Algebraic simplification Theorem T10, Reduce number of gates and gate inputs

Resulting circuit

Karnaugh Maps Karnaugh Map : a representation of the truth table by a matrix of squares (cells) , where each square corresponds to a minterm ( or a maxterm) of the logic function. For n-variable function, we need 2^n rows truth table and 2^n squares (cells). The square number is equivalent to the row number in the truth table To represent a logic function, the truth table values are copied into their corresponding cells . The arrangements of the squares help to identify the input variable redundancy ( X.Y.Z+X.Y.Z’=X.Y )

Two-variable Karnaugh map Example : F = X.Y’+X.Y Simplification : F = X(Y+Y’) = X.1 = X Also proven by T(10) X X ROW X Y F 1 Y 2 1 1 1 1 3 2 1 1 1 Y 1 3 1 1 1

Two-variable Karnaugh map Example : F = X’.Y’+X’.Y Simplification : F = X’(Y+Y’) = X’.1 = X’ Exercise : Can we simplify FX,Y= SX,Y (1,2) ? X X ROW X Y F 1 Y 1 2 1 1 1 1 1 3 2 1 1 Y 1 3 1 1

3-variable Karnaugh map Can we simplify FX,Y,Z = Sx,y,z (1,3,5,7) ?

Three-variable Karnaugh map Example : F=X’.Y’.Z’+X’.Y’.Z+X.Y’.Z’+X.Y’.Z Row X Y Z F 0 0 0 0 1 1 0 0 1 1 2 0 1 0 0 3 0 1 1 0 4 1 0 0 1 5 1 0 1 1 6 1 1 0 0 7 1 1 1 0 F = X’.Y’.(Z’+Z)+X.Y’.(Z’+Z)=X’.Y’+X.Y’=(X’+X).Y’ = Y’ X XY 00 01 11 10 Z 2 6 4 1 1 1 3 7 5 1 Z 1 1 Y

4-variable Karnaugh map

Five-variable Karnaugh map Five variable K-map is formed using two connected 4-variable maps: V VWX W W 000 001 011 010 100 101 111 110 YZ 4 12 8 16 20 28 24 00 1 5 13 9 17 21 29 25 01 Z 3 7 15 11 19 23 31 27 11 Y 2 6 14 10 18 22 30 26 10 X X

Next: Simplifying SOP