A.Nomerotski,2/3/2005 1 Layer0 Status Andrei Nomerotski 2/3/2005 Outline  Introduction  Module Production  Assembly of Layer0  Electronics  System.

Slides:



Advertisements
Similar presentations
Technical Board, 12 July 2005Børge Svane Nielsen, NBI1 Status of the FMD Børge Svane Nielsen Niels Bohr Institute.
Advertisements

ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
LHCC referees meeting, 10 October 2005Børge Svane Nielsen, NBI1 Status of the FMD LHCC referees meeting, 10 October 2005 Børge Svane Nielsen Niels Bohr.
Andrei Nomerotski 1 External Electronics : WP4 Andrei Nomerotski, LCFI Collaboration Meeting 28 March 2006 Outline  Test Boards for Sensors : MotherBoards.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
Brenna Flaugher Oct. 31 th CDF Meeting1 RunIIb Silicon Project Successful Lehman Review Sept Workshop at LBL 10/23-10/25: Wednesday-Thursday  hybrids.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
SSD Operations Manual March 2014 SSD: 4 th layer of vertex detector Heavy Flavor Tracker Silicon Strip Detector – Operations Manual PXL Inserted from this.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.
1 VI Single-wall Beam Pipe tests M.OlceseJ.Thadome (with the help of beam pipe group and Michel Bosteels’ cooling group) TMB July 18th 2002.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
Silicon RunIIb Workshop, Dec , A. Bean, M. Demarteau Slide 1 Workshop  Workshop is to “Move beyond the Technical Design Proposal”  Many.
Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.
SSD Status Report July SSD Status Report accessible from STAR group documents Pictures Updated documentation.
108 Mar 2007L. Musa TPC Commissioning ALICE Technical Forum, CERN, 8 th March 2007 L. Musa Outline Pre-commissioning above ground (2006) Preparing for.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
DOE Rev of Run IIb Sep 24-26, Detector Production WBS James Fast Fermilab.
R. Lipton, Director’s Installation Review Oct 25, 2005 Layer 0 Preparations Layer 0 assembly was completed Aug 1 The overall quality of the detector is.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
The Inclusive (Measurement ) FVTX aka iFVTX sponsored by LANL-DR in FY ‘06-08 FPIX Chip Module/Hybrid Testcard Pixel Plane Assembly/Integration.
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
PMG, Aug 03, 2000 Slide 1 Schedule In preparation Done Started Done Started Half done.
Ronald Lipton Layer 0 Status PMG Sep Status of the Layer 0 Project – emphasis on hardware status, preproduction, and preparations for shutdown work.
Status of NA62 straw electronics Webs Covers Services Readout.
Andrei Nomerotski, Fermilab Silicon Electronics & Readout Silicon Electronics & Readout Andrei Nomerotski, D0/Fermilab April , Temple Review Overview.
25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin mm dual row Omnetics connector s differential.
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
Rev of Run IIb, Nov 4-8, 2002, A. Bean 1 Silicon Management  Organization and Management  Schedule  Resources  Conclusions Alice Bean Univ. of Kansas.
D0 PMG 6/15/00 PMG Agenda June 15, 2000  Overview (Tuts) u Detector status u Reportable milestones u Financial status u Summary  Response to DOE review.
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.
L0 Module Testing and Analog Cable What we built so far: –No.3 First prototype with SVX4 (L1 hybrid) –No.4 with irradiated sensor –No.5 Installed on the.
FNAL All Experimenters Meeting January 7, Leslie Groer Columbia UniversityDØ Status 1 DØ Status and Progress Dec 17, 2001 – Jan 7, 2002  Reasonably.
DOE/NSF Review of U.S. ATLAS May 21-23, 2003 CSC Mechanics and Electronics Paul O’Connor Tom Muller BNL May 22, 2003.
Run Iib Workshop Dec 12-13, 2002 Silicon sensors procurement and quality assurance WBS Regina Demina Kansas State University.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
SiD Vertex Detector Mechanical R&D (May Apply to Other Concepts) Bill Cooper Fermilab.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
PS Module Ron Lipton, Feb A bit of History During much of the conceptual design phase of the outer tracker we had focused on the “long barrel”
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.
The CMS Silicon Strip Tracker Carlo Civinini INFN-Firenze On behalf of the CMS Tracker Collaboration Sixth International "Hiroshima" Symposium on the Development.
HBD Report Craig Woody BNL DC Meeting January 7, 2009.
Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
D0 PMG, May 04, 2000 Slide 1 Schedule DØ SMT Status Report.
Dzero Collaboration Meeting, Sept. 14, M. DemarteauEric Flattum - Fermilab 1 Slide 1 Alice Bean Fermilab/University of Kansas for the D0 Run2b silicon.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
T1 Electronic status Conclusions Electronics Cards:
UCSB Testing Status Anthony Affolder
Status of n-XYTER read-out chain at GSI
Setup for testing LHCb Inner Tracker Modules
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

A.Nomerotski,2/3/ Layer0 Status Andrei Nomerotski 2/3/2005 Outline  Introduction  Module Production  Assembly of Layer0  Electronics  System tests  Schedule  Mechanical and Installation issues will be covered in Bill Cooper’s talk

A.Nomerotski,2/3/ Overview  Layer0 will improve impact parameter resolution and mitigate degradation of performance caused by radiation damage to the SMT inner layers after 3-4 fb -1 u Important for tracking & b-tagging at high luminosity and for Bs mixing measurement  Layer0 uses R&D and experience of the DZero Run2B Silicon Upgrade u Many components prototyped in advance  Contributing institutions : Brown, CINVESTAV,Fermilab, Fresno, UIC, U.Indiana, U.Kansas, Kansas State, Louisiana Tech, U.Mississippi, MSU, Moscow State, NorthWestern, Rice, Stony Brook, U.Washington, Zurich

A.Nomerotski,2/3/ Layout of Layer0 Inside SMT 6-fold symmetry, total 48 modules, 96 SVX4 readout chips 8 module types different in sensor and analog cable length

A.Nomerotski,2/3/ Run2B Silicon Closeout  Run2B closeout is complete  Results on L2-5 stave and grounding R&D on Layer0 have been presented at several instrumentation conferences and published in proceedings. u NIM paper on the grounding R&D submitted  Though present Layer0 has a different design, the original Run2B Layer 0 allowed to prototype many aspects of the new design u CF support structure u Grounding/noise issues u Assembly issues Original Run2B support structure

A.Nomerotski,2/3/ Layer 0 Module : Concept Sensor connected to hybrid with double-deck analog cable hybrid analog cable sensor

A.Nomerotski,2/3/ Module Production  We are in production since mid January 2005 u Had PRR in Nov 2004 – very useful, implemented many recommendations of the committee  8 types of modules, 6 of each type u Total 48 needed  Have parts for ~100 modules, plan to build 64 modules to select best 48 u During Sept-Dec 2004 built 14 preproduction modules s Most of them used for system tests  Will discuss below u Production components u Module assembly u Status and Production rate u Module QC

A.Nomerotski,2/3/ Sensors  Pitch 71/81 micron, intermediate strip, 70/120 mm long: four types  Ordered from HM 120 sensors (4 x 30) in March 2004  Received 112 in July and 8 in November 2004  All IV, CV tested at Fermilab  3 out of spec due to large  I/  V - used for prototypes  Only one(!) bad strip – pinhole on one of last 8 sensors u Out of 120 x 256 = strips u spec 1%  Four sensors fully probed at Stony Brook u Results consistent with HM  Four sensors and test structures irradiated at KSU u Measured at Stony Brook u Built two modules, see later

A.Nomerotski,2/3/ Pitch Adapter  Two types of Pitch Adapter  Ordered in June 2004, received in Oct 2004 (Seigert) u Satisfactory bond strength (6.8+/- 0.8 g) and etching quality u Before unsuccessfully tried two other vendors  As backup ordered pitch adapters also from Advanced Thin Film Products u Provided samples with very good pull strengths u Received and evaluating first batches s Building a module with this PA

A.Nomerotski,2/3/ Analog Cable  8 types of cables required (4 pairs different in length) u 128 signal lines per cable u Max length 34 cm  Ordered in March 2004, delivered in July 2004 (Dyconex) u Total 200 cables  Testing : visual inspection – no bad channels

A.Nomerotski,2/3/ Hybrid  48 hybrids required  Had 267 tested SVX4.2B chips  Received 119 hybrids in Sept 2004 (Amitron) u 70 good, 49 “out of spec” s “out of spec” : cutoff edge off by 200 micron, can be used with modified fixtures  Mechanical tests at Fermilab and KU u Flatness < 80 micron, thickness < 800 micron (both better than spec)  Assembled 101 hybrids at NXGen and 10 at Fermilab u Yield (before burn-in) ~90% u 7 hybrids left unstuffed, 1 broken  >50% of hybrids are burnt-in (KU)

A.Nomerotski,2/3/2005 Module Assembly Overview 1)Sensor and spacer are glued to kapton wrap-around circuit; Spacers are glued to top cable 2)Bottom cable is glued to hybrid and pitch adapter 3)SVX chip is wire bonded to the bottom cable 4)Top cable is glued to bottom cable. Wrapping of sensor is completed 5)Pitch adapter is glued to the sensor 6)Cables are wire bonded to the pitch adapter and SVX chip 7)Sensor is bonded to pitch adapter Day 1 Day 2 Day 3 Day 4

A.Nomerotski,2/3/ Stage 4  A number of fixtures is required for all steps u Typically have double quantity of fixtures  Example below : Gluing of analog cable Module Assembly Fixtures Bond profiles for analog cable analog cable hybrid pitch adapter

A.Nomerotski,2/3/ Assembled Layer0 Module analog cable hybrid pitch adapter SVX4 sensor

A.Nomerotski,2/3/  Current status : 10 production modules assembled since Jan 13 u Current rate : 4 modules per week  Have all fixtures to boost production to 8 modules per week  Module QC u Mechanical inspections u I-V curve u Burn-in : 72 hours with 200V bias u Encapsulation of HV and GND bonds u Another short burn-in before storage  Results analyzed and put into the module database u So far three modules with 0 defects, two with 1 defect, one with many, others still need to be tested  Additional module testing (done for a few modules) u Several modules underwent long-term tests in April-July 2004 u Built and tested two modules with irradiated sensors (~10 fb -1 equivalent) u Thermocycling u Laser tests Production Rate and Module QC

A.Nomerotski,2/3/ V-I plots  Range 0-300V, typically current ~ nA, correlates well with sensor current

A.Nomerotski,2/3/ Examples of plots from hybrid burn-ins : pedestals L

A.Nomerotski,2/3/ Tests of Irradiated Modules : Shot Noise  Good opportunity to check that we understand irradiated modules u Normally stored in the freezer - warmed up to increase current u Current vs. Temperature dependence is in agreement with expectations  Minimal increase of noise wrt non-irradiated module at operational T  Observed rising contribution from shot noise with rising T u Shot noise scales as sqrt(Integration time x Current) s ~1400 e for 396 ns integration time at T=+10 o C : agrees with calculations

A.Nomerotski,2/3/ Support Structure Assembly Fixture Base Plate 90”x20” CF Support Structure Support Mount South Support Mount North Middle Support South Modules Holders North Modules Holders CF Support Structure Rotation Control Collar North Collar South The fixture will be mounted on CMM Table Lab C at SiDET

A.Nomerotski,2/3/ Sensor & Hybrid Holders  Each module after mounting is tested electrically

A.Nomerotski,2/3/ Layer0 Electronics  Layer0 will use 48 readout channels now used by Outer H-disks  Readout chain needs to be interfaced to Run2A SMT electronics u New wrt Run2A : Hybrid-Jumper Cable-Junction Card-Twisted Pair Cable-Adapter Card u Adapter Card isolates Layer0 ground and detector ground s Needed because South is shorted to North by the support structure u SVX4 needs to coexist with SVX2  Status of Cables u Digital Jumper Cables (KSU & KU) s Production cables ordered from Compunetics in Jan 2005 s Have reduced thickness to 0.15 mm u Twisted Pair Cable (KU) – ready

A.Nomerotski,2/3/ Junction Card  Two channels per card  Cable routing and dressing prototyped with mockup  Design finalized, will be ordered in Feb

A.Nomerotski,2/3/ Adapter Card  Four channel per card  Ground isolation tests done in Sept-Oct 2004 u Had good results with and without isolation u Plan to reproduce them with the prototype support structure  Design finalized, will be ordered in Feb

A.Nomerotski,2/3/ System Tests  Effects of possible interference with support structure and between modules – addressed with setups at Sidet u Readout of modules installed on the support structure u Readout of large number of channels, in the limit full Layer0  Testing at conditions similar to operations – addressed with setups at DZero u Use real DAQ with Trigger Framework u Preparation and exercising of online software  Cooling system / Thermocycling

A.Nomerotski,2/3/ Prototype Support Structure modules installed on the support structure  CF support structure for Layer0 implements new grounding approach: laminated ground mesh covering all surface – crucial design feature ensuring low inductance path for GND and hence low noise s Prototype is electrically and mechanically the same as final structure  Have 8 L0 modules mounted on the prototype support structure since Nov 2004 u Simultaneous readout through simplified chain

A.Nomerotski,2/3/ Results with Prototype Structure  Low total and random noise (no Faraday cage) u the grounding scheme works well  Observe pedestal shapes at fast SVX4 settings u Caused by digital-to-analog couplings between hybrid and analog cable below the hybrid Noise ~ 1500 e S(MIP) / N ~ 15:1 Coherent noise very small Noise for 4 modules cable sensor hybrid

A.Nomerotski,2/3/ Pedestal Shapes  Pedestal peak-to-peak difference u At fast preamp settings : 6-7 ADC counts u At slow settings : 2 ADC counts - acceptable  Other remedies u It looks that most of pickup comes from clock signals – will have provisions to regulate clock amplitude at AC u Have a spacer between hybrid and analog cable s 0.2 mm spacer significantly reduces effect  More testing in progress fast preamp settings slow preamp settings Pedestals for 4 modules 10 ADC counts

A.Nomerotski,2/3/ Plans for system tests at Sidet  Feb 2005 : Read out 10 modules on the support structure through Junction Card-Twisted Pair Cable-Adapter Card u Use prototype JumperCable-JC-TPC-AC  Mar 2005 : Read out the 10 modules though full chain (above + Sequencer + VRB)  May 2005 : Expand full readout to 48 channels  June 2005 : Read out full Layer0 u Use production JC-JC-TPC-AC  Also : thermocycle prototype support structure with 10 modules (Feb 2005)

A.Nomerotski,2/3/ System tests at DZero  Installed two L0 modules, two hybrids, WIENER LV PS and power distribution during the 2004 shutdown  Successfully read out in special runs u Data is being analyzed, noise looks reasonable  However these SVX4 strings are not yet in operations, waiting for acceptable SEQC firmware u Have a stand at DZero with IB, SEQ and VRB crates connected to Trigger Framework to debug firmware 4 ch. Adapter Card at HorseShoe  These SVX4 strings will be used u To develop all slow control and monitoring online software u Exercise offline software u Measure S/N from real particles in the modules

A.Nomerotski,2/3/ Other Integration Issues  Some remapping choreography of Layer0/Inner H- disks/Outer H-disk readout and HV channels will be required during 2005 shutdown  Isolated LV Supply (WIENER) u Provides SVX4 power u PS and heavy power cabling installed during 2004 shutdown u Power distribution to Adapter Cards will be installed during 2005 shutdown  High Voltage Supplies u Located outside of Collision Hall (in MCH2) u Install more channels of Bira supplies u Install new fanout box rated to 700 V  Integrate new components to u Slow Controls u Interlock u Online GUIs

A.Nomerotski,2/3/ Schedule  Hybrid production essentially done (1/25/2005)  Junction/Adapter Cards production ends on 3/18/2005  Module production ends on 4/22/2005  Start module installation 4/1/2005  Layer0 ready for system tests at Sidet on 5/11/2005  Layer0 ready to go to DZero on 7/19/2005 Main schedule risks are in 1) Design and preparation of assembly fixturing 2) Full system tests

A.Nomerotski,2/3/ Summary  Good progress on all fronts  All parts in hand - started module production in January 2005  Layer0 assembly to start in April 2005  Detector should be ready to go to DZero in July 2005  Paying attention to system tests – so far all looks under control