SDR 7 Jun 20001 Associated Electronics Package (AEP) Curtis Ingraham.

Slides:



Advertisements
Similar presentations
INPUT-OUTPUT ORGANIZATION
Advertisements

MC68HC11 System Overview. System block diagram (A8 version)
Chapter 2 HARDWARE SUMMARY
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Guitar Effects Processor Critical Design Review October, 07, 2003 Groups Members: Adam Bernstein Hosam Ghaith Jasenko Alagic Matthew Iyer Yousef Alyousef.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Dataloggers. Records voltage, current, or circuit closing Environmental variables must be converted to electronic signal.
Midterm Review MBS 2006 MP Electronics, Basic Concept  Two modules:  Probe module  Surface module  The surface module is replaced by the.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
INPUT-OUTPUT ORGANIZATION
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
1 Sensors and Measurements Penderia & Pengukuran ENT 164 Signal Processing Elements Hema C.R. School of Mechatronics Engineering Northern Malaysia University.
ISUAL Long Functional Test H. Heetderks. TRR December, 20012NCKU UCB Tohoku ISUAL Long Functional Test Heetderks Basic DPU Function Verify Power on Reset.
ISUAL Sprite Imager Electronic Design Stewart Harris.
Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.
ISUAL Instrument Software S. Geller. CDR July, 2001NCKU UCB Tohoku ISUAL Instrument Software S. Geller 2 Topics Presented Software Functions SOH Telemetry.
BepiColombo/MMO/PWI/SORBET PWI meeting - Kanazawa 24/03/2006M.Dekkali MMO PWI Meeting Kanazawa University 24 th March 2006.
DCH Requirements b Process at a rate fast enough to maintain all data storage and command handling tasks. b Have sufficient storage space to hold the OS,
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
N A S A G O D D A R D S P A C E F L I G H T C E N T E R I n s t r u m e n t S y n t h e s i s a n d A n a l y s i s L a b o r a t o r y Earth Atmosphere.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Memory and Storage Dr. Rebhi S. Baraka
TRIO-CINEMA 1 UCB, 2/08/2010 Instrument Interface Board Dorothy Gordon CINEMA - EE Team Space Sciences Laboratory University of California, Berkeley.
8279 KEYBOARD AND DISPLAY INTERFACING
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
ISUAL Mass Memory Robert Abiad. NCKU UCB Tohoku Mass Memory R. Abiad CDR 9-10 Jul Outline Description Requirements Interfaces Block Diagram Usage.
ISUAL Mass Memory Robert Abiad. NCKU UCB Tohoku Mass Memory R. Abiad IFR 5-7 Mar Outline Description Requirements Interfaces Block Diagram Usage.
C. Ingraham5-7 March 2001Data Processing Unit IFR1NCKU UCB Tohoku ISUAL Data Processing Unit (DPU) C. Ingraham.
GoetzPre-PDR Peer Review October 2013 FIELDS TDS FPGA Peer Review Keith Goetz University of Minnesota 1.
8279 KEYBOARD AND DISPLAY INTERFACING
AEP Mechanical and Power System H. Heetderks. CDR July, 2001NCKU UCB Tohoku AEP Mechanical and Power System H. Heetderks 2 AEP Mechanical Design System.
بسم الله الرحمن الرحيم MEMORY AND I/O.
GoetzPre-PDR Peer Review October 2013 FIELDS Time Domain Sampler Peer Review Keith Goetz University of Minnesota 1.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
HarveyFIELDS iCDR – Flight Software Solar Probe Plus FIELDS DCB Flight Software Design Peter Harvey University of California 1.
4/27/ T7C - DCM Software Interface ISUAL DPU-to-DCM Interface and Protocol 8644-T7C Rev Description Date A Initial release 20-Feb-2001 SG B MMCB.
ISUAL Spectrophotometer H. Heetderks. SDR 7 Jun 20002NCKU UCB Tohoku Spectrophotometer H. Heetderks Spectrophotometer Description Six Channels Identical.
ISUAL System Design H. Heetderks. PDR 31 August 2000NCKU UCB Tohoku ISUAL System Design H. Heetderks 2 ISUAL Operations Overview.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
MICROPROCESSOR AMARTYA ROY-72 ANGSHUMAN CHATTERJEE-80 ASHISH LOHIA-70 MOLOY CHAKRABORTY-60.
NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 1 Data Compression Module ( DCM ) Tong-Long Fu Laboratory of RF-MW Photonics, Department.
ISUAL System Design Summary H. Heetderks / S. Harris.
Introduction to Microcontroller Technology
ISUAL Imager Stewart Harris.
SCADA for Remote Industrial Plant
ISUAL Associated Electronics Package
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
I2C PROTOCOL SPECIFICATION
The Arduino Microcontroller: Atmel AVR Atmega 328
William Stallings Computer Organization and Architecture 8th Edition
Introduction to Microprocessors and Microcontrollers
Computer Organization
William Stallings Computer Organization and Architecture 8th Edition
BIC 10503: COMPUTER ARCHITECTURE
I/O Systems I/O Hardware Application I/O Interface
William Stallings Computer Organization and Architecture 8th Edition
Command and Data Handling
Chapter 13: I/O Systems.
Presentation transcript:

SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham

SDR 7 Jun Associated Electronics Package (AEP) –Mechanical Layout –Thermal Control –Power System –Data Processing Unit –Mass Memory –Imager Interface –Spectrophotometer Interface –Array Photometer Interface –Digital Signal Processor

SDR 7 Jun AEP Mechanical Layout (1) Seven Subassemblies Subass’y = PCB plus Aluminum Frame PCB Frame = Slice of Enclosure Top and Bottom Covers Bottom Subass’y has Mounting Ears Ten Skewer Rods Secure Stack

SDR 7 Jun AEP Mechanical Layout (2)

SDR 7 Jun AEP Mechanical Layout (3) I/O Connectors in Frame at Board Edge Stacking Connectors for Inter-Board Connections –No Motherboard Needed –Simple Mechanical Arrangement –Fewer Connections –Short Signal Paths Good Radiation and EMI Shielding Good Thermal Path –Easy Assembly/Disassembly –Allows Incremental Development

SDR 7 Jun AEP Mechanical Layout (4)

SDR 7 Jun AEP Thermal Control Heat Transfer by Conduction –Component Leads to PCB –PCB to Frame –Frame to Deck Hottest Subassembly at Deck Hottest Components at board edge near Frame At Least One Thermistor per Subass’y Each Thermistor at Hottest Component

SDR 7 Jun AEP Power System (1) DC-to-DC Converters Power Circuit Switching Current Limiting Monitoring

SDR 7 Jun AEP Power System (2) Low Voltage Power Supply (1) –Input Filter –d.c.-to-d.c. Converters Modular Devices 2680R Family Dual Redundant +/-12 volt Converter Dual Redundant +5 volt Converter Independent Inputs Shunt-Wired Outputs Ground Isolation Input Range Exceeds S/C Spec –Output Filter

SDR 7 Jun AEP Power System (3) Low Voltage Power Supply (2) –Input Current Monitors –Relay-Switched 28-V to Array Photometer –Nominal or Redundant Power to Array Photometer –Low-Z Thermal Path to Deck –Two Temperature Monitors –Contained in Shielded Cavity –Proven In IMAGE FUV Instrument

SDR 7 Jun AEP Power System (4) Power Controller –Receives d.c. Power from LVPS –Individually Switched Power Services Flexible Power Control Able to Isolate Abnormal Loads –Voltage and Current Monitors Valuable Diagnostic Information Approx. 106 Analog Housekeeping Channels –Fold-back Current Limiting Protects Load Protects Power System –Two Thermal Monitors

SDR 7 Jun AEP Data Processing Unit (DPU) (1) DPU Functions –Receives Commands –Sends Status –Sends Telemetry –Manages Mass Memory –Manages Power System –Controls Instrument

SDR 7 Jun AEP Data Processing Unit (DPU) (2) DPU Organization –8085 CPU Rad Hard, Simple, Byte wide, Low Power Proven in Space Missions –16 Kilobytes PROM Baseline Flight Software Power Switched (High Power) –128 Kilobytes SRAM Flight Software Execution Settings, Stack, Tables Telemetry DMA Source

SDR 7 Jun AEP Data Processing Unit (DPU) (3) DPU Block Diagram

SDR 7 Jun AEP Data Processing Unit (DPU) (4) DPU Organization (Continued) –128 Kilobytes EEPROM Operating Parameter Tables Static Settings Alternate Flight Software Versions –Command Receiver –Status Telemetry Transmitter –Science Telemetry Transmitter –Command & Data Interface

SDR 7 Jun AEP Data Processing Unit (DPU) (5) DPU Organization (Continued) –I/O for Instrument Control –High Voltage Control –Bank Switching and Memory Map –Watchdog Reset Timer –Diagnostic Test Port

SDR 7 Jun AEP Data Processing Unit (DPU) (6) Command & Data Interface –Three-Wire Serial Interface (Data, Clock, Strobe) –Eight-Bit Address Plus 16-Bit Data –2 Mb/s; about 14 microseconds per command

SDR 7 Jun AEP Mass Memory (MM) (1) One Gigabit –Static RAM –128 Mbytes –Accessible by 8- or 32-Bit Words –Stores Raw and Compressed Science Data Multi-Port –DSP –DPU –Array Photometer –Spectrophotometer –Imager

SDR 7 Jun AEP Mass Memory (MM) (2) MM Block Diagram

SDR 7 Jun AEP Mass Memory (MM) (3) Low Power Error Detection and Correction –Automatic 1-bit Error Correction –2-bit Error Detection –Error Counters –Latchup Detection –Power Isolation? Controlled by DPU

SDR 7 Jun AEP Mass Memory (MM) (4) Buffer Allocation –Controlled by DPU –Circular or Linear –Continuous Fill –Freeze on Event –Anywhere in MM –Several Binary Sizes

SDR 7 Jun AEP Mass Memory (MM) (5) DSP MM Interface –Fast, Memory Mapped, Direct Access, Read/Write –High Priority DPU MM Interface –Slower, Memory Mapped, Direct Access, Read/Write –Low Priority –Bank Switched into 8085 Memory Space –Telemetry by PCVF Blocks

SDR 7 Jun AEP Mass Memory (MM) (6) Imager MM Interface –Fast, Sequential DMA –Write Only –Circular or Linear Buffer

SDR 7 Jun AEP Mass Memory (MM) (7) Spectrophotometer MM Interface –Fast, Sequential DMA –Write Only –Circular Buffer Array Photometer MM Interface –Fast, Sequential DMA –Write Only –Circular Buffer

SDR 7 Jun AEP Imager Interface Controlled by DPU CDI Imager Status Start Signal from DPU or Trigger Fast Transfer to Mass Memory Buffers in Mass Memory

SDR 7 Jun AEP Spectrophotometer Interface Six Channels Integrates Charge from PMT 12-bit A/D Converter per Channel Sampled at 10 kHz per Channel Continuously Fed to MM Circular Buffer Digital Processing of Selected Channel for Sprite Trigger Adjustable Trigger Threshold

SDR 7 Jun AEP Array Photometer Interface +28 Volts from Power Controller DMA Channel to Mass Memory Circular Buffer in Mass Memory Interface Characteristics TBD

SDR 7 Jun AEP Digital Signal Processor (DSP) Fast, Direct Access to Mass Memory Command Block Interface with DPU Details per NCKU