EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF A 130nm CMOS Digitizer Chip for Silicon Strips readout at the ILC on behalf of W. Da Silva 1, J. David 1,

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
SiLC Front-End Electronics LPNHE Paris March 15 th 2004.
Fast sampling for Picosecond timing Jean-François Genat EFI Chicago, Dec th 2007.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Monolithic Pixels R&D at LBNL Devis Contarato Lawrence Berkeley National Laboratory International Linear Collider Workshop, LCWS 2007 DESY Hamburg, May.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
1 Digital Active Pixel Array (DAPA) for Vertex and Tracking Silicon Systems PROJECT G.Bashindzhagyan 1, N.Korotkova 1, R.Roeder 2, Chr.Schmidt 3, N.Sinev.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
SiTRA test beams at CERN: infrastructure developments and results Annual EUDET meeting NIKHEF Alexandre CHARPY.
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
Front-end Electronics for Silicon Trackers readout Deep Sub-Micron Technology The case of Silicon strips at the ILC Jean-Francois Genat and S. Fougeron,
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
1 JRA2-SITRA status report Z. Doležal, A. Savoy-Navarro for JRA2-SITRA partners (LPNHE Paris, Ch.U. Prague, Helsinki, Santander) and associates (CNM Barcelona,
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
ASIC Activities for the PANDA GSI Peter Wieczorek.
and the EUDET I3-FP6 European Project
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LHCb Vertex Detector and Beetle Chip
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Fermilab Silicon Strip Readout Chip for BTEV
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Front-End electronics for Future Linear Collider calorimeters C. de La Taille IN2P3/LAL Orsay On behalf of the CALICE collaboration
Aurore Savoy-Navarro 1), Albert Comerma 2), E. Deumens 3), Thanh Hung Pham 1), Rachid Sefri 1) 1) LPNHE-Université Pierre et Marie Curie/IN2P3-CNRS, Fr.
Oscar Alonso – Future Linear Colliders Spanish Network 2015 – XII Meeting - Barcelona, January 2015 O. Alonso, J. Canals, M. López, A. Vilà, A. Herms.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
Deep submicron readout chip development on behalf of D. Fougeron, 1 R. Hermel 1, H. Lebbolo 2, R. Sefri, 2 1 LAPP Annecy, 2 LPNHE Paris SiD phone meeting.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Silicon Tracker Data Acquisition and Electronics for the Linear Collider Jean-Francois Genat LPNHE Universite Pierre et Marie Curie CNRS/IN2P3 On behalf.
Understanding of SKIROC performance T. Frisson (LAL) On behalf of the SiW ECAL team Special thanks to the electronic and DAQ experts: Stéphane Callier,
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
A 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC on behalf of J. David 2, M. Dhellot 2, D. Fougeron, 1 R. Hermel 1, J-F. Huppert.
Valerio Re Università di Bergamo and INFN, Pavia, Italy
A General Purpose Charge Readout Chip for TPC Applications
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
CTA-LST meeting February 2015
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
The Silicon Drift Detector of the ALICE Experiment
Jean-Francois Genat LPNHE Universite Pierre et Marie Curie CNRS/IN2P3
Mimoroma2 MAPS chip: all NMOS on pixel sparsification architecture
Status of n-XYTER read-out chain at GSI
STATUS OF SKIROC and ECAL FE PCB
SVT detector electronics
BESIII EMC electronics
SKIROC status Calice meeting – Kobe – 10/05/2007.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Stefan Ritt Paul Scherrer Institute, Switzerland
Signal processing for High Granularity Calorimeter
The CMS Tracking Readout and Front End Driver Testing
TOF read-out for high resolution timing
Presentation transcript:

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF A 130nm CMOS Digitizer Chip for Silicon Strips readout at the ILC on behalf of W. Da Silva 1, J. David 1, M. Dhellot 1, D. Fougeron 2, R. Hermel 2, J-F. Huppert 1, J-F. Genat 1 F. Kapusta 1, H. Lebbolo 1, F. Rossel 1, A. Savoy-Navarro 1, R. Sefri 1, S. Vilalte 2, A. Charpy 1, C. Ciobanu 1, A. Comerma 3, D. Gascon 3, A.D Barrientos 3 1 LPNHE Paris, 2 LAPP Annecy, 3 University of Barcelona Work in the framework of the SiLC (Silicon for the Linear Collider), R&D Collaboration and the EUDET I3-FP6 European Project Thanh Hung Pham Eudet annual meeting Oct 06 th -08 th 2008 NIKHEF

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Outline  Silicon strips readout  Front-End Electronics  The 4-channel evaluation chip in 130nm CMOS  The 88 channel chip  Conclusion

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Silicon strips detectors at the ILC A few 10 6 Silicon strips cm long, Thickness 200–300  m Strip pitch 50  m AC coupled (DC coupled if necessary) Millions of channels Integration of k-scale channels readout chip Envelope around the central tracking device Assume:

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Silicon strips data - Pulse height: Cluster centroid to get a few µm position resolution Detector pulse analog sampling - Time: ns for BC identification Shaping time of the order of the microsecond depending upon strip length (capacitance)‏ 80ns analog pulse sampling and on-chip digitization

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Outline  Silicon strips readout  Front-End Electronics  The 4-channel evaluation chip in 130nm CMOS  The 88 channel chip  Conclusion

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Functionalities to be integrated Full readout chain integration in a single chip - Preamp-shaper - Sparsification Trigger decision on analog sums - Sampling 8-deep sampling analog pipe-line - Analog event buffering: Occupancy: 8-16 deep event buffer - On-chip digitization10-bit ADC - Buffering and pre-processing: Centroids, least square fits, lossless compression and error codes - Calibration and calibration management - Power switching (ILC duty cycle)‏

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Front-End chip numbers Goal: Integrate channels in 90nm CMOS:  Amplifiers: - 30 mV/MIP over 30 MIP range  Shapers: - ranges: 500ns-3  s  Sparsifier: - Threshold the sum of 3-5 adjacent channels  Samplers: - 8 samples at ns variable sampling clock period - Event buffer 8-16 deep  Noise baseline: Measured with 180nm CMOS:  s shaping, 210  W power S/N ~ 20  ADC: - 10 bits  Buffering, digital pre-processing  Calibration  Power switching can save a factor up to 200 ILC timing: 1 ms: ~ ns / BC 199ms in between

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Front-end architecture Digital control and Storage Waveforms Technology: Deep Sub-Micron CMOS nm Counter Wilkinson ADC « trigger » Ch # Charge 1-30 MIP, Time resolution: BC tagging ns 80ns analog pulse sampling Analog sampler  i V i > th Sparsifier Ch n+1 Ch n Time tag Preamp Shapers reset Auto-zero Analog Event buffer Power cycling Calibration

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Outline  Silicon strips readout  Front-End Electronics  The 4-channel evaluation chip in 130nm CMOS  The 88 channel chip  Conclusion

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Front-end in 130nm Motivation for 130nm CMOS: -Smaller -Faster -Less power -Will be (is) dominant in industry -(More radiation tolerant)‏ Drawbacks: - Reduced voltage swing (Electric field constant)‏ - Noise slightly increased (1/f)‏ - Leaks (gate/subthreshold channel)‏ - Design rules more constraining - Models more complex, not always up to date

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF UMC CMOS Technology parameters 180 nm 130nm 3.3V transistors yes yes Logic supply 1.8V 1.2V Metals layers 6 Al 8 Cu MIM capacitors 1fF/  m² 1.5 fF/  m 2 Transistors Three Vt options Low leakage option Help from IMEC Europractice (Leuven, Belgium): Paul Malisse, Erwin Deumens

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 4-channel Chip Waveforms Counter Single ramp ADC “trigger” Ch # Analog samplers  i V i > th (includes auto-zero) ‏ Sparsifier Channel n+1 Channel n-1 Time tag Preamp + Shapers Strip reset Clock 3-96 MHz reset

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 4-channel chip layout Amplifier, Shaper, Sparsifier 90*350  m 2 Analog sampler 250*100  m 2 A/D 90*200  m 2 Photo 180nm 130nm

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Preamp-shaper results Measured gain - linearities Preamp and Shaper: Gain = 29mV/MIP Dynamic range = 20MIPs 1% 30 MIPs 5% Peaking time =  s /  s expected Preamp output Shaper output

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Noise results 0.8  s : e-/pF 245  W (150+95) 2  s : e-/pF 3  s : e-/pF 210  W (70+140) Power (Preamp+ Shaper) = 245  W

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Digitized analog pipeline output Laser response of detector + 130nm chip 1 ADU= 250  V From calibration pulser as input From Laser diode + Silicon detector 1 ADU= 250  V Digitized shaper output Sampling rate = 12 MHz Readout rate = 10 KHz

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF ADC TEST DAC Input : Dynamic : 0 – 1V Offset : ~1V ADC Output : From 50 bin to 3780 bin: +INLmax = 7 LSB +INLrms = 2.74 LSB +DNLmax = 7 LSB +DNLrms = 1.36 LSB ~ 9b effective in the worst case

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF CERN Beam tests results - Averaged response of 120 GeV pions through 500  m thick Silicon detector - Pedestal subtracted off-line, then digitized shaper waveform OK.

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 130nm chip test-beam response Signal to Noise ratio From beam-tests

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 130nm Sr 90 radio active source Signal to Noise ratio From Sr 90 radio- active source (HPK sensors)‏

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Outline  Silicon strips readout  Front-End Electronics  The 4-channel evaluation chip in 130nm CMOS  The 88 channel chip  Conclusion

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Block diagram

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 88 channels chip Electrics: -Consumptions : ~ 1.1mW/channel -LVTTL digital IN/OUT Features: - 88 channels in 130nm CMOS (Preamplifier, Shaper, Sparsifier, 2D 8x8 analog memories,12 bits ADC)‏ - Integrated calibration - Power switching - Digital controls (Bias, threshold, sampling, zero suppression data out, time/event stamp, power switching control, serial in/out interface)‏ Two samples : 60 naked dies 20 packaged dies

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 88 channels chip Layout of 88 channels readout circuit (5mmx10mm)‏ Digital control I/0 Interface Bias generator 88 Analog channels Designed : Jan/08 – Juin/08 Contribution: Analog : LPNHE Digital : UB Reception: Naked die : Sep 12th 08 Packaged die : Mid Octorber/08 (Expected)‏

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 88 channels chip CQFP analog input including 1 test channel -> Functional test, productivity

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF 88 channels chip  Functional test with packaged chip - Front-end board -> already designed (will be soon available) - DAQ Software “simplified” version -> charged by University of Barcelone -> Initialization, probe digital signal -> Confirm the functionality of the chip -> Power test (bias voltage, current) -> Test channel : Preamplifier, Shaper … “developed” version -> under development, charged by LPNHE+UB -> ADC characterization -> Calibration scan -> Optimization …  Beam/radio active source test (detector + naked die) - Front-end board -> already designed (4 naked chips/module) - DAQ Software Previewed extension in actual acquisition system (FPGA board + soft) (see Alexandre’s talk)

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF Conclusion The CMOS 130nm design and test results demonstrate the feasibility of a highly integrated front-end for Silicon strips (or large pixels). The new 88 channels chip is available for the test. This chip will be able to equip the large silicon strip modules and confirm the strategy of the developement

EUDET ANNUAL MEETING OCT 6th-8th 2008, NIKHEF The end…