Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008.

Slides:



Advertisements
Similar presentations
Transforming Business with Advanced Analytics: Introducing the New Intel® Xeon® Processor E7 v2 Family Seetha Rama Krishna Director, APAC HPC Solutions.
Advertisements

Intel ® Xeon ® Processor E v2 Product Family Ivy Bridge Improvements *Other names and brands may be claimed as the property of others. FeatureXeon.
1 Agenda … HPC Technology & Trends HPC Platforms & Roadmaps HP Supercomputing Vision HP Today.
©2009 HP Confidential template rev Ed Turkel Manager, WorldWide HPC Marketing 4/7/2011 BUILDING THE GREENEST PRODUCTION SUPERCOMPUTER IN THE.
© Copyright 2012 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. The future is mission.
The Search for Energy- Efficient Building Blocks for the Data Center Laura Keys, Suzanne Rivoire, and John D. Davis Researcher, Microsoft.
GPU System Architecture Alan Gray EPCC The University of Edinburgh.
GPGPU Introduction Alan Gray EPCC The University of Edinburgh.
IDC HPC User Forum Conference Appro Product Update Anthony Kenisky, VP of Sales.
Some Thoughts on Technology and Strategies for Petaflops.
1 AppliedMicro X-Gene ® ARM Processors Optimized Scale-Out Solutions for Supercomputing.
Intel® 64-bit Platforms Platform Features. Agenda Introduction and Positioning of Intel® 64-bit Platforms Intel® 64-Bit Xeon™ Platforms Intel® Itanium®
1 Comparing The Intel ® Core ™ 2 Duo Processor to a Single Core Pentium ® 4 Processor at Twice the Speed Performance Benchmarking and Competitive Analysis.
Debunking the 100X GPU vs. CPU Myth: An Evaluation of Throughput Computing on CPU and GPU Presented by: Ahmad Lashgar ECE Department, University of Tehran.
Intel ® Server Platform Transitions Nov / Dec ‘07.
GPGPU overview. Graphics Processing Unit (GPU) GPU is the chip in computer video cards, PS3, Xbox, etc – Designed to realize the 3D graphics pipeline.
Presenter MaxAcademy Lecture Series – V1.0, September 2011 Introduction and Motivation.
Intel® Solid-State Drive Data Center TCO Calculator The data in this presentation is based on your analysis and business assumptions when using the Intel®
One physical processor – may consist of one or more cores One processing unit – may consist of one or more logical processors One logical computing.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
GPU Programming with CUDA – Accelerated Architectures Mike Griffiths
CuMAPz: A Tool to Analyze Memory Access Patterns in CUDA
Enterprise Storage A New Approach to Information Access Darren Thomas Vice President Compaq Computer Corporation.
Workload Optimized Processor
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
Unit 2 - Hardware Graphics Cards. Why do we need graphics cards? ● The processor executes commands for many different purposes. ● Graphics processing.
Architecture Examples And Hierarchy Samuel Njoroge.
The Effects of Future Computer Hardware on Business Management Information Systems (HTM 304) Spring 2007 Section 02/03 Valentin Kifumbi Stuart Pierce Jeremy.
Gilad Shainer, VP of Marketing Dec 2013 Interconnect Your Future.
® 1 VLSI Design Challenges for Gigascale Integration Shekhar Borkar Intel Corp. October 25, 2005.
Legal Notices and Important Information Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each.
C OMPUTER O RGANIZATION AND D ESIGN The Hardware/Software Interface 5 th Edition Chapter 1 Computer Abstractions and Technology Sections 1.5 – 1.11.
Enterprise Platforms & Services Division (EPSD) JBOD Update October, 2012 Intel Confidential Copyright © 2012, Intel Corporation. All rights reserved.
Taking the Complexity out of Cluster Computing Vendor Update HPC User Forum Arend Dittmer Director Product Management HPC April,
[Tim Shattuck, 2006][1] Performance / Watt: The New Server Focus Improving Performance / Watt For Modern Processors Tim Shattuck April 19, 2006 From the.
Copyright © 2002, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners
Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise Group Intel Corporation HPC: Energy Efficient Computing April.
Copyright © 2008 Intel Corporation. All rights reserved. Intel Delivering Leadership HPC Technology – today and tomorrow – …for Grids …for Grids Sept 22th,
Recognizing Potential Parallelism Introduction to Parallel Programming Part 1.
The Drive to Improved Performance/watt and Increasing Compute Density Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise.
Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential CERN openlab ICT Challenges workshop Claudio Bellini Business Development.
EMBEDDED SYSTEMS ON PCI. INTRODUCTION EMBEDDED SYSTEMS PERIPHERAL COMPONENT INTERCONNECT The presentation involves the success of the widely adopted PCI.
University of Mannheim1 ATOLL ATOmic Low Latency – A high-perfomance, low cost SAN Patrick R. Haspel Computer Architecture Group.
Clint Huffman Microsoft Premier Field Engineer (PFE) Microsoft Corporation SESSION CODE: VIR315 Kenon Owens Technical Product Manager Microsoft Corporation.
Shashwat Shriparv InfinitySoft.
© Copyright 2012 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. HP Update IDC HPC Forum.
Yang Yu, Tianyang Lei, Haibo Chen, Binyu Zang Fudan University, China Shanghai Jiao Tong University, China Institute of Parallel and Distributed Systems.
Cray XD1 Reconfigurable Computing for Application Acceleration.
I7’s Core. Intel’s Core i7 Content Overview Socket SSE 4.2 Instruction Set Cores –Intel Quickpath Interconnect –Nehalem - new micro-architecture –EP,
GPGPU introduction. Why is GPU in the picture Seeking exa-scale computing platform Minimize power per operation. – Power is directly correlated to the.
Pathway to Petaflops A vendor contribution Philippe Trautmann Business Development Manager HPC & Grid Global Education, Government & Healthcare.
Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.
© 2008 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice ProLiant G5 to G6 Processor Positioning.
Hardware Architecture
C. Murad Özsert Intel's Tera Scale Processor Architecture.
Heterogeneous Processing KYLE ADAMSKI. Overview What is heterogeneous processing? Why it is necessary Issues with heterogeneity CPU’s vs. GPU’s Heterogeneous.
Modern Processors.  Desktop processors  Notebook processors  Server and workstation processors  Embedded and communications processors  Internet.
M. Bellato INFN Padova and U. Marconi INFN Bologna
Lynn Choi School of Electrical Engineering
CS111 Computer Programming
High-performance tracing of many-core systems with LTTng
Constructing a system with multiple computers or processors
Morgan Kaufmann Publishers
Intel’s Core i7 Processor
Constructing a system with multiple computers or processors
Constructing a system with multiple computers or processors
Constructing a system with multiple computers or processors
IBM Power Systems.
Types of Parallel Computers
Presentation transcript:

Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008

Revision - 01 Intel Confidential Intel in High Performance Computing A long term commitment to HPC Large scale clusters in Dupont, WA for test & optimization Teraflops Research Chip Leading performance, performance/watt Platform building blocks Dedicated, renowned expertise Broad SW tools portfolio Intel Connects Cables Defined HPC application platform

Revision - 01 Intel Confidential WeatherLife ScienceFSIEnergyCADDCC How Dual Socket Measures Up Today? Performance leadership with the Intel ® Xeon ® processor 5400 Series and the 5400 chipset Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit Intel Performance Benchmark LimitationsIntel Performance Benchmark Limitations Configuration detail can be found in the backup

Revision - 01 Intel Confidential PCI Express* Gen 1, 2 I/OHub ICH DMI DMI Nehalem PCIExpress* Gen 1, 2 Future System Architecture Nehalem Based New Microarchitecture changes key to HPC -Integrated Intel ® QuickPath Memory Controller for lower memory bandwidth latency -Intel ® QuickPath Interconnect providing up to 25.6 GB/s of bandwidth per port - Direct CPU-IO link for improved IO bandwidth over previous generation Intel ® QuickPath Interconnect Nehalem I/OHub I/OHub PCIExpress* Gen 1, 2 Source: Intel. All future products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

Revision - 01 Intel Confidential Intel Leading the Way in HPC delivering more results in less time than ever before Intel supports >70% of the Worlds fastest supercomputers In 2007, Intel supplied approximately 4 out of every 5 processors – Widely deployed across all businesses Source: Nov ’07 Top500.org Source: Q4’07 IDC Qview

Revision - 01 Intel Confidential Two Architectural Approaches Throughput Performance Programmability DX7DX9FutureDX10 CPU Evolving toward throughput computing Motivated by energy-efficient performance GPU Evolving toward general-purpose computing Motivated by higher quality graphics and GP-GPU usages Arrays of Throughput Cores SMTSmall Number of Traditional Cores Fix Function General Purpose General Purpose Limited Programmability Multi- Threading Many Core Multi- Core Time

Revision - 01 Intel Confidential Multi-threaded Cores All Large Core Goal: Energy Efficient Petascale with Multi-threaded Cores Mixed Large and Small Core All Small Core Note: the above pictures don’t represent any current or future Intel products

Revision - 01 Intel Confidential Teraflops Research Chip 100 Million Transistors ● 80 Tiles ● 275mm 2 First tera-scale programmable silicon: – Teraflops performance – Tile design approach – On-die mesh network – Novel clocking – Power-aware capability – Supports 3D-memory Not designed for IA or product

Revision - 01 Intel Confidential Research Data Summary FrequencyVoltagePowerBisection Bandwidth Performance 3.16 GHz0.95 V62W1.62 Terabits/s 1.01 Teraflops 5.1 GHz1.2 V175W2.61 Terabits/s 1.63 Teraflops 5.7 GHz1.35 V265W2.92 Terabits/s 1.81 Teraflops 1.01 Teraflops 62 Watts

Revision - 01 Intel Confidential In Closing.. Intel Commitment to HPC Cross-Org, Company-wide HPC team Delivering HPC platforms Momentum seen in adoption of Intel solutions Future directions explored – depth and breadth; for Petascale and Volume Commitment – Momentum – Future

Revision - 01 Intel Confidential