Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.

Slides:

Advertisements

Similar presentations

Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.

Advertisements

IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.

EE 230: Optical Fiber Communication Lecture 16 From the movie Warriors of the Net Active WDM Components and Networks.

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

Palm Wireless Morgan Demers Erik Golen. Presentation Agenda  Project Definition  Technical Specifications - Hardware - Communication Protocol - Chat.

Optoelectronic Multi-Chip Module Demonstrator System Jason D. Bakos Donald M. Chiarulli, Steven P. Levitan University of Pittsburgh, USA.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.

*Supported by the EU FP7-PEOPLE-2012-ITN project nr , INFIERI, "Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in.

© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.

March, 2013 Presenting: Avner Badihi TECHNOLOGY&MANUFACTURING XLoom Proprietary and Confidential 120GB-300Gb Optical Interconnect Solutions for Optical.

Baseboard Aavikkomursu 7.2. Aavikkomursu Micro- controller Extension port for programming microcontroller and sensor input Resistor RS485 interface chip.

Free Space Optical Communications Senior Design Project Fall 2011 TEAM AWESOME.

1 Applied Control Systems Technology. 2 Pin configuration Applied Control Systems.

Optical Link Budget ECE 4006 Gb Ethernet Optoelectronic Links.

Progress Report of Gigabit Ethernet Design ECE 4006A October 18, 2001 Ashley Lee Shaun Rosemond.

Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r Astou Thiongane,

Gigabit Ethernet EE 164 Group 2 – Presentation 7 Ungtae Lee April 8th 2004.

Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.

McGill Photonic Systems Group Andrew Kirk Micro and nano-optics Optical interconnects Applications of MEMS Lawrence Chen Optical.

Justin Kenny – IME  Project Description + Goals  Block Diagram + Descriptions  Schematic + Layout  Construction, Testing + Problems.

October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.

8 Channel Fiber Optically Linked Data Acquisition System for Booster Modulators Tsatsu Nyamadi Norfolk State University Supervisor Rene Padilla Fermilab.

M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.

Senior Design 4006C Group G7 Final Report 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff Schlipf.

© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Results Status Presentation Receiver Group.

ECE 135 – The Three Presentation 8 Pat Cleary with Kevin Parker & Bryan Chavez March 24 th, 2005 March 24 th, 2005.

Project GabE ECE 135 – Spring 2005 Final Presentation Omar Al-Jadda Patrick Crosby Adam Durity Rahmin Sarabi.

ECE 135. Opto-Electronics Design Project Spring 2006.

Solar Power Array Management for the Solar Racing Team Mark Calotes Ginah Colón Alemneh Haile Nidhi Joshi Michael Lu School of Electrical and Computer.

ECE4006 – Final Presentation Group 6, Spring 2003 Gigabit Ethernet Vikas Parekh.

Final Report 1394b:Optoelectronic Data Communications Group G9: Tiffany Lovett, gte291r Tornya Moore, gte668r Mareisha Winters, gte824t ECE 4006C April.

Optical Gigabit Ethernet Group 4 Presentation 3 February 10, 2005 David Larado.

Optical Gigabit Ethernet Group F.O.R.E. Final Presentation Chris Abbott, Ronen Adato, David Larado 4/21/2005.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

ECE 135 Final Presentation The Three … aka Pat Cleary with Kevin Parker & Bryan Chavez April 21 st, 2005 April 21 st, 2005.

Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August

CALIBRATION OF TEVATRON IONIZATION PROFILE MONITOR (IPM) FRONT END (FE) MODULES Moronkeji Bandele Physics and Engineering Department Benedict College,

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

1394b Gigabit Ethernet The transmitter Group (G8) Design Proposal Mubin Ansari Zubair P. Siddiqui February 14, 2002.

Laser Drive Needs Total laser current –I TOT = I BIAS + I MOD BIAS Current –Keeps I TOT > I TH (laser “on”) –I BIAS – I TH related to speed Modulation.

Gigabit Ethernet PMD ECE135 Group 2 – Presentation 2 Andrew Meyerson February 3, 2005.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.

1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.

Intel/Agilent OE Group Karen Cano Scott Henderson Di Qian.

High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.

Cesar Lugo November 7, 2002 Progress Report (October , 2002) Observed how the eye diagram was affected by changing the bias current of the VCSEL.

Gigabit Ethernet EE 164 Group 2 – Presentation 3 Ungtae Lee February 19 th /13.

High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.

Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.

Gigabit Ethernet: An Affordable Solution Preliminary Design G4 Gaurav Asthana James Denaro.

Gigabit Ethernet Design ECE 135 – Spring 2005 Omar Al-Jadda Patrick Crosby Adam Durity Rahmin Sarabi.

Status Presentation Group 7: 1394b Receiver Aparna Trimurty Stancil Starnes Jeff Shlipf March 28th, 2002.

1 Back-Of-Crate : BOC Status Oct, 2002 BOC is the optical fibre interface for the ROD Receives module control data from ROD, performs clock-data encoding,

Group 2 - Project Update Feb Tyler Helble.

Performance characteristics of COTS 10Gb/s Optical Links for SLHC Experiments Jan Troska, Markus Axer, Karl Gill, Robert Grabit, Raquel Macias Jareno,

ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.

Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.

Optical Gigabit Ethernet Group 4 February 3, 2005 Ronen Adato.

Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation Design Presentation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r.

Setup for automated measurements (parametrization) of ASD2 chip

10 Gbps Transimpedance Amplifier and Laser Driver in 0.18 um CMOS

Optical Gigabit Ethernet

1394b Design for Gigabit Optoelectronic Data Communication

Touch Sensitive Piano Keys

GIGABIT ETHERNET DESIGN ECE Spring 2004

Project GabE ECE 135 – Spring 2005 Week 9

Presentation transcript:

Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee Georgia Institute of Technology School of Electrical & Computer Engineering March 3, 2008

Project Objectives & Parameters Objective: Design and implement 10 Gb/s VCSEL transmitter for fiber optic Ethernet systems Client: Telecom service providers, server management groups, etc. Projected Unit Cost: Approx. $700

Design and implement a 10 Gb/s optical link Digital/electrical input Signal processing via laser driver Electrical-Optical Signal conversion via VCSEL Analog/optical output Fiber optic data transmission Bit-error-ratio tester (BERT) Technical Objectives Laser Driver VCSEL Fiber Optic Cable Pattern Generator BERT Driver BoardInterface Board

Technical Specifications

Design Approach Three parallel approaches: Modify MAXIM Inc. evaluation board Populate existing Analog Devices (AD) driver board Design driver board for TI chip Laser Driver VCSEL Digital Input I MOD I BIAS

Analog Devices Board Pre-designed board Needs to be populated and tested Has analog control of output currents Laser Driver Digital Inputs Output to VCSEL

Maxim Inc. Evaluation Board Evaluation board designed for laser diode Interface board designed to deliver limited modulation and bias currents to VCSEL Digital Inputs Laser Driver Tuning Potentiometers Output to Interface Board

TI Driver Board Schematic Driver board designed using PCB Artist Provides digital control of output currents Works with an interface board to connect to VCSEL MCU Input Digital Inputs Power Supply Digital Outputs

VCSEL Interface Board Schematic Interfaces the TI and MAXIM Inc. boards with the VCSEL Includes resistance networks to limit current to VCSEL Digital Input Digital Inputs Analog VCSEL Output MAXIM Interface TI Interface

System Configuration Note: SMA connections use coax cables Optical cables use LC connectors

Demonstration Plan Test by using the transmitter with a pattern generator to a send 10 Gb/s signal to error detector connected to optical receiver Measure bit-error-ratio (BER) versus optical power at receiver and compare to acceptable value of BER at Capture optical eye diagram using a high-speed oscilloscope

Problems/Issues Transmission lines for interface board need to be designed for high speeds SMA pad size on AD board does not match the SMA connector specification VCSEL connection to AD board may be incompatible with available VCSELs TI driver chip has 0.5 mm spacing between pins which will be difficult to solder by hand

Budget & Cost Analysis TI MCUs were bought as general use for the Senior Design Lab and therefore will not come out of the budget Pre-designed PCB board provided free of charge from Dr. Ralph’s lab Costs are based on total unit sale of over 5 years

Projected Schedule Major Events Before Spring Break: Completing PCB design and fabrication Populating pre-designed board Testing at TSRB

Current Status MAXIM Inc. evaluation board acquired AD board partially populated TI and interface boards designed PCB mounting design initialized

Questions/Comments Thank You