Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.

Slides:



Advertisements
Similar presentations
ECE 238L Computer Logic Design Spring 2010
Advertisements

Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Give qualifications of instructors: DAP
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Chapter 2: Boolean Algebra and Logic Functions
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Conversion from one number base to another Equation simplification Conversion to/from SOP/POS Minimization using Karnaugh Maps Minterm and Maxterm Equations.
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
©2004 Brooks/Cole FIGURES FOR CHAPTER 2 BOOLEAN ALGEBRA Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in.
Optimization Algorithm
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
Gate-level Minimization
Chap 2. Combinational Logic Circuits. Chap Binary Logic and Gates l 디지털 회로 (Digital circuits) o hardware components that manipulate binary information.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Chap 2. Combinational Logic Circuits
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Karnaugh Maps (K maps).
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 CS 352 Introduction to Logic Design Lecture 4 Ahmed Ezzat Multi-level Gate Circuits and Combinational Circuit Design Ch-7 + Ch-8.
CSE 260 BRAC University.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Lecture 7 Multi-Level Gate Networks
FIGURE 3.1 Two-variable K-map
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
De Morgan’s Theorem,.
Computer Organisation
Digital Logic Design 1st Exam Solution
Princess Sumaya University
FIGURES FOR CHAPTER 2 BOOLEAN ALGEBRA
ECE 331 – Digital System Design
ECE Digital logic Lecture 10: Karnaugh MAps
CSE 140 : Components and Design Techniques for Digital Systems
Digital Logic and Design
Boolean Algebra.
Boolean Algebra.
CH7 Multilevel Gate Network
Optimization Algorithm
Chapter 3 Gate-level Minimization.
Logic Gates By Dr.Mazin Alzewary
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Karnaugh Maps (K maps).
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Principles & Applications
Laws & Rules of Boolean Algebra
Computer Architecture
Presentation transcript:

Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from Truth Tables Boolean expression to Karnaugh Map Minimization using Karnaugh Maps Minterm and Maxterm Equations Minimization using don’t cares Logic to Boolean Expression conversion Word problems Determining how many gates and inputs a boolean expression has Determining Prime Implicants and Essential Prime Implicants Logical completeness Review for Exam 1

Conversion from one number base to another to Hexadecimal (2 digits)

Conversion from one number base to another

Binary arithmetic 23 6 |

Equation simplification Simplify and convert to SOP (A’ + B + C’)(A’ + C’ + D)(B’ + D’) Y = (AB’ + (AB + B)) B + A

Equation simplification (X + Y)(X + Z) = (X + YZ) X + XY = X X + X’Y = X + Y X + XY = X

DeMorgan’s Laws G = {[(R + S + T)’ PT(R + S)’]’T}’

DeMorgan’s Laws G = {[(R + S + T)’ PT(R + S)’]’T}’ = [(R + S + T)’ PT(R + S)’] + T’ = [ R’S’T’ PT(R’S’)] + T’ = R’S’T’PTR’S’ + T’ = R’S’P(T’T) + T’ = T’

Conversion to/from SOP/POS (X + YZ) = (X + Y)(X + Z)

Reading equations from Truth Tables ABCDF

ABCDF 00001A’B’C’D’ A’BC’D’ A’BCD’ 01111A’BCD ABC’D’ ABCD’ 11110

Boolean expression to Karnaugh Map AB CD AB + C’D + A’B’C + ABCD + AB’C

Boolean expression to Karnaugh Map AB CD AB + C’D + A’B’C + ABCD + AB’C

Minimization using Karnaugh Maps AB CD AB + C’D + A’B’C + ABCD + AB’C AB + C’D + B’C

Minterm and Maxterm Equations F(ABCD) =  m (0,2,4,7,9,12,14,15) AB CD BC’D’ + BCD + ABC + A’B’D’ + AB’C’D

Minterm and Maxterm Equations F(ABCD) =  m (0,2,4,7,9,12,14,15) AB CD BC’D’ + BCD + ABC + A’B’D’ + AB’C’D

Minimization using don’t cares AB CD A’B’ + AD F(ABCD) =  m (0,1,2,11,13) +  d (3,9,12,15)

Minimization using don’t cares AB CD x 0111x 11xx1 101 A’B’ + AD F(ABCD) =  m (0,1,2,11,13) +  d (3,9,12,15)

Logic to Boolean Expression conversion

F = (XY + W)Z + V F = (B+C)A + BC

Word problems

Determining how many gates and inputs a boolean expression has levels gates inputs transistors inputs/gate max levels gates inputs transistors inputs/gate max F = (XY + W)Z + V Z = A’B’C’ + ABC + BCD +B’C’D’

Determining how many gates and inputs a boolean expression has 4 levels 4 gates 8 inputs 16 transistors 2 inputs/gate max 2 levels 5 gates 16 inputs 32 transistors 4 inputs/gate max F = (XY + W)Z + V Z = A’B’C’ + ABC + BCD +B’C’D’

Determining Prime Implicants and Essential Prime Implicants AB CD x 11xx1 101

Determining Prime Implicants and Essential Prime Implicants AB CD x 11xx prime implicants 3 essential prime implicants

Logical completeness Inverter AND gate OR gate

Logical completeness Inverter AND gate NAND NAND gate Inverter OR gate