Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Slides:



Advertisements
Similar presentations
GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
C. Fernández Bedoya, A. Navarro, I. Redondo. C. Fernández Bedoya November 29th, Goal: Replace SC crate with simple CuOF electronics and place TSC.
GOLD down the drain Uli Schäfer 1 What’s left after Heidelberg.
JFEX Uli Schäfer 1 Uli Intro / overview / issues Draft, will change !!!! Some questions flagged.
ESODAC Study for a new ESO Detector Array Controller.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
High-speed optical links and processors for the ATLAS Level-1 Calorimeter Trigger upgrade B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz,
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.
Hardware status GOLD Update 02 Feb Uli Schäfer 1.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer, Mainz Univ. / ATLAS L1 Calorimeter Trigger ATLAS L1 Calorimeter Trigger / DCS ATLAS L1 Calorimeter Trigger Overview Signals monitored by DCS.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Clock module (and other hardware) - questions rather than answers - post Palaiseau / pre DESY nach dem meeting ist vor dem meeting Uli Schäfer 1.
JFEX Uli Schäfer 1 Mainz. Jet processing Phase-0 jet system consisting of Pre-Processor Analogue signal conditioning Digitization Digital signal processing.
FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Uli Intro / overview / issues
Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
L1Topo Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, S.Krause, S.Moritz, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.
JFEX baseline Uli Schäfer 1 Uli. Intro: L1Calo Phase-1 System / Jets Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
CSC Endcap Muon Sorter Mezzanine Board Rice University July 4, 2014.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
S. Rave, U. Schäfer For L1Calo Mainz
Uli Schäfer 1 From L1Calo to S-L1Calo algorithms – architecture - technologies.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
JFEX Uli Schäfer 1. Constraints & Numerology Assumption: one crate, several modules. Each module covers full phi, limited eta range Data sharing with.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
GTP Update 3 March Cuevas. CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL.
L1Topo post review Uli Schäfer 1 Observations, options, effort, plans Uli.
GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.
Multi-Gigabit transmission BLT  GOLD Andreas Ebling, Isabel Koltermann, Jonas Kunze Andi Ebling 1.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Uli Schäfer 1 Mainz R&D activities. Uli Schäfer 2 MZ R&D BLT has been built and tested (backplane transmission only). A few minor issues were found. Possible.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
ATLAS calorimeter and topological trigger upgrades for Phase 1
Generic Opto Link Demonstrator
Run-2  Phase-1  Phase-2 Uli / Mainz
(Not just) Backplane transmission options
Presentation transcript:

Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1

Pre-historic & GOLD Backplane and link tester ”BLT” built and tested in U*40cm, fitting CMM slot in JEP/CP crate 1 FPGA Virtex s/e backplane links Multi-Gigabit links (FPGA on-chip) 1 SFP electro/optical link – pluggable, bidirectional pair 1 pair of SNAP12 optical device– plug. 12 fibre unidirectional Minor h/w issues Successfully operated on 160+ Mb/s backplane signals Successfully operated on Gigabit optical links (SFP) To further explore optical links and new technologies  GOLD AdvancedTCA (ATCA) form factor Many Virtex-6 Higher link count Higher link speed Optical backplane connectors Uli Schäfer 2 e o SNAP12

GOLD concept ATCA form factor Limited connectivity on front panel Input links via optical connectors in zone 3 12-channel optos on daughter modules Electrical connectivity up to 10Gb/s in zone 2 Uli Schäfer 3 RTM front ATCA Z2 Z3

GOLD floor plan Uli Schäfer 4 Z1 Z2 Z3 Opto L LL L H H HH 5 * XC6VLX (Processor L, merger M) up to 36 links each Two pairs of XC6VHX (H) 72 links each channel optos on daughter 144 multigigabit links in zone 2 (equiv bit / BC) M 890Gb/s total

real GOLD Uli Schäfer 5

GOLD – forever ? Module originally planned for ca. 8 x 6VLX550T with opto backplane connection only Converted to a mixed scheme 6VLXT / 6VHXT (6.5/10Gbps) Added electrical backplane connectivity in zone 2 Learned about power consumption of Virtex 6  re-design of on-module power distribution Currently designing for 480W per module (primary supply -48/12V converter) Difficult to find power converters with small footprint, high current and a lead time below 40 weeks Module densely packed, power converters on bottom Thick module, more than 1 ATCA slot Xilinx documentation for HXT devices far from complete However, things are now starting to look better now... Uli Schäfer 6

GOLD status Schematics and layout under way Components ordered in February Xilinx 6VLXT: arrived Xilinx HXT ??? SNAP12 : ??? AVAGO 10Gb/s 12-channel optos (2*T, 2*R) : arrived... While Bruno's heroic battle against missing documentation and unavailable components continues some firmware activities: Currently working on extension of VME bus from 9U processor crates, via BLT module, optically into GOLD (see next presentation) Uli Schäfer 7