Registers; State Machines Analysis Section 7-1 Section 5-4.

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

Sequential Circuits Storage elements
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Computer Architecture CS 215
Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Overview Part 1 - Storage Elements and Analysis
CPEN Digital System Design Chapter 5 Sequential Circuits Storage Elements and Sequential Circuit Analysis C. Gerousis © Logic and Computer Design.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 1 – Storage.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Give qualifications of instructors: DAP
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  The behavior can be defined from knowledge of its signal at discrete.
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  the behavior can be defined from knowledge of its signal at discrete.
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Digital Computer Design Fundamental
1 COMP541 State Machines Montek Singh Feb 8, 2012.
Circuit, State Diagram, State Table
Chap 4. Sequential Circuits
State Machines.
Introduction to Sequential Logic Design Flip-flops FSM Analysis.
Introduction to Sequential Logic Design Finite State-Machine Design.
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
ENG241 Digital Design Week #8 Registers and Counters.
2017/4/24 1.
DLD Lecture 26 Finite State Machine Design Procedure.
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL State Machines Anselmo Lastra.
Digital System Design using VHDL

CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
1 COMP541 Finite State Machines - 1 Montek Singh Sep 22, 2014.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 4 Tom Kaminski & Charles.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 4.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
State Machine Design State Machine Design Digital Electronics
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 13 Edge-Triggered FF Operation.
Govt. Engineering College- Gandhinagar. It is all about……  STATE MACHINE.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
1 COMP541 Sequential Logic – 2: Finite State Machines Montek Singh Feb 29, 2016.
2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.
Week #7 Sequential Circuits (Part B)
Introduction to Sequential Logic Design
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
Jeremy R. Johnson Mon. Apr. 3, 2000
Sequential Circuits UNIT- IV
Outline Registers Counters 5/11/2019.
2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.
Presentation transcript:

Registers; State Machines Analysis Section 7-1 Section 5-4

2 Definition Register – a set of flip-flops ♦ May include extensive logic to control state transition ♦ register also refers to fast memory for storing data in a computer

3 Simple Register Store D = (D 0 D 1 D 2 D 3 ) On positive edge of Clock Clear signal normally high ♦ Power-up reset

4 Register with Load Control If load signal is H ♦ D 0, D 1, D 2, D 3 reach inputs of FFs If load signal is L, Q is fed back ♦ Q 0, Q 1, Q 2, Q 3 reach inputs of FFs ♦ FFs Keep same value

5 State Machines: Analysis and Design How to design machines that go through a sequence of events Basically close this loop

6 Analysis of Sequential Circuits Earlier we learned how to analyze combinational circuits Now extend to synchronous sequential ♦ Include time We’ll use state tables and state diagrams

7 Input Equations Can describe inputs to FF with logic equations Same as S-R flip-flop with J analogous to S and K analogous to R Except that J = K = 1 is allowed, For J = K = 1, the flip-flop changes to the opposite state

8 Input Equations: D FF Example Describe inputs to FF with logic equations

9 Determining Next State and Output Current state= {A(t), B(t)} = values stored in FFs during clock t Next state= {A(t+1), B(t+1) = values stored in FFs during clock t+1}

10 Determining Next State and Output The current state {A(t), B(t)} & input X are used to determine next state {A(t+1), B(t+1)}

11 Determining Next State and Output (cont.) Current state & input X are used to determine output, Y Synchronous circuit ♦ State transitions are at positive edge of clock

12 State Table Just truth table with state added At time t At time t+1

13 Two Dimensional State Table Same thing, different layout

14 Sequential Circuit Types Moore model – outputs depend on states Mealy model – outputs also depend on inputs

15 State Diagram Alternative representation for state table Moore: outputs depend only on states State/Output Inputs

16 Mealy Model Output depends on input and state Input/Output State Table for Circuit of Figure State Table for Circuit of Figure 5-15

17 State Table vs. Diagram Same information Table is perhaps easier to fill in from description Diagram is easier for understanding and writing code ♦ You can label states with English description