CORDIC-Based Processor

Slides:

Advertisements

Similar presentations

DCSP-13 Jianfeng Feng Department of Computer Science Warwick Univ., UK

Advertisements

CSE 246: Computer Arithmetic Algorithms and Hardware Design Instructor: Prof. Chung-Kuan Cheng Fall 2006 Lecture 11 Cordic, Log, Square, Exponential Functions.

DSPs Vs General Purpose Microprocessors

ADSP Lecture2 - Unfolding VLSI Signal Processing Lecture 2 Unfolding Transformation.

1 ECE734 VLSI Arrays for Digital Signal Processing Chapter 3 Parallel and Pipelined Processing.

Instructor: Yuzhuang Hu Final Exam! The final exam is scheduled on 7 th, August, Friday 7:00 pm – 10:00 pm.

Digital Kommunikationselektronik TNE027 Lecture 5 1 Fourier Transforms Discrete Fourier Transform (DFT) Algorithms Fast Fourier Transform (FFT) Algorithms.

Chapter 4 Retiming.

Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.

ECE 734: Project Presentation Pankhuri May 8, 2013 Pankhuri May 8, point FFT Algorithm for OFDM Applications using 8-point DFT processor (radix-8)

VLSI Communication SystemsRecap VLSI Communication Systems RECAP.

Hardware Implementation of Antenna Beamforming using Genetic Algorithm Kevin Hsiue Bryan Teague.

Lecture 13 - Eigen-analysis CVEN 302 July 1, 2002.

The QR iteration for eigenvalues. ... The intention of the algorithm is to perform a sequence of similarity transformations on a real matrix so that the.

ELEC692 VLSI Signal Processing Architecture Lecture 9 VLSI Architecture for Discrete Cosine Transform.

Chapter 15 Digital Signal Processing

CSE 246: Computer Arithmetic Algorithms and Hardware Design Instructor: Prof. Chung-Kuan Cheng Fall 2006 Lecture 11 Cordic, Log, Square, Exponential Functions.

CSE 246: Computer Arithmetic Algorithms and Hardware Design Instructor: Prof. Chung-Kuan Cheng Winter 2004 Lecture 11 Tuesday, February 24, 2004.

Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.

Some Properties of the 2-D Fourier Transform Translation Distributivity and Scaling Rotation Periodicity and Conjugate Symmetry Separability Convolution.

Digital Kommunikationselektronik TNE027 Lecture 3 1 Multiply-Accumulator (MAC) Compute Sum of Product (SOP) Linear convolution y[n] = f[n]*x[n] = Σ f[k]

Viterbi Decoder: Presentation #1 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder.

Transforms: Basis to Basis Normal Basis Hadamard Basis Basis functions Method to find coefficients (“Transform”) Inverse Transform.

Kathy Grimes. Signals Electrical Mechanical Acoustic Most real-world signals are Analog – they vary continuously over time Many Limitations with Analog.

Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.

Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.

1 Miodrag Bolic ARCHITECTURES FOR EFFICIENT IMPLEMENTATION OF PARTICLE FILTERS Department of Electrical and Computer Engineering Stony Brook University.

RICE UNIVERSITY Implementing the Viterbi algorithm on programmable processors Sridhar Rajagopal Elec 696

Processor Architecture Needed to handle FFT algoarithm M. Smith.

Department of Computer Systems Engineering, N-W.F.P. University of Engineering & Technology. DSP Presentation Computing Multiplication & division using.

Efficient FPGA Implementation of QR

Implementation of MAC Assisted CORDIC engine on FPGA EE382N-4 Abhik Bhattacharya Mrinal Deo Raghunandan K R Samir Dutt.

ECE 545 – Introduction to VHDL ECE 645—Project 2 Project Options.

Fast Memory Addressing Scheme for Radix-4 FFT Implementation Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Xin Xiao, Erdal Oruklu and.

Computer Design Basics

Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.

EKT221 ELECTRONICS DIGITAL II CHAPTER 4: Computer Design Basics

Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.

Area: VLSI Signal Processing.

§ Linear Operators Christopher Crawford PHY

Paper Reading - A New Approach to Pipeline FFT Processor Presenter:Chia-Hsin Chen, Yen-Chi Lee Mentor:Chenjo Instructor:Andy Wu.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (Coordinate rotation digital computer) Ref: Y. H. Hu, “CORDIC based VLSI architecture.

LIST OF EXPERIMENTS USING TMS320C5X Study of various addressing modes of DSP using simple programming examples Sampling of input signal and display Implementation.

Implementing and Optimizing a Direct Digital Frequency Synthesizer on FPGA Jung Seob LEE Xiangning YANG.

Implementation of a noise subtraction algorithm using Verilog HDL University of Massachusetts, Amherst Department of Electrical & Computer Engineering,

CORDIC Algorithm COordinate Rotation DIgital Computer Method for Elementary Function Evaluation (e.g., sin(z), cos(z), tan -1 (y)) Originally Used for.

EKT 221 : Chapter 4 Computer Design Basics

OPTIMIZING DSP SCHEDULING VIA ADDRESS ASSIGNMENT WITH ARRAY AND LOOP TRANSFORMATION Chun Xue, Zili Shao, Ying Chen, Edwin H.-M. Sha Department of Computer.

CORDIC Algorithm COordinate Rotation DIgital Computer

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU CORDIC (COordinate Rotation DIgital Computer) For Advanced VLSI and VLSI Signal Processing.

Speedup Speedup is defined as Speedup = Time taken for a given computation by a non-pipelined functional unit Time taken for the same computation by a.

Fast VLSI Implementation of Sorting Algorithm for Standard Median Filters Hyeong-Seok Yu SungKyunKwan Univ. Dept. of ECE, Vada Lab.

EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.

Reconfigurable Computing - Options in Circuit Design John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound,

VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.

CSE 575 Computer Arithmetic Spring 2003 Mary Jane Irwin (www. cse. psu

CORDIC (Coordinate rotation digital computer)

Fast Algorithms for Discrete Wavelet Transform

CORDIC (Coordinate rotation digital computer)

Computer Design Basics

Chap 7. Register Transfers and Datapaths

Embedded Systems Design

Adaptation Behavior of Pipelined Adaptive Filters

Subject Name: Digital Signal Processing Algorithms & Architecture

Multiplier-less Multiplication by Constants

Computer Design Basics

The ARM Instruction Set

Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.

Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.

Presentation transcript:

CORDIC-Based Processor ECE 734 Project Presentation 05/08/02 Jui-Ning Cheng

Motivation MAC unit computing is not efficient enough when the DSP algorithm includes more complicated functions, such as trigonometric, exponential, and logarithm. CORDIC (COordinate Rotation DIgital Computer) is an iterative algorithm to perform vector rotations by arbitrary angles using only shifts and adds.

Algorithm The basic CORDIC iteration equations at the i-th step are: m: Coordinate parameter (1, 0, -1) i: Rotation direction (Rotation/Vectoring mode) S(m,i): Shift sequence m,i: Rotation angle Km,i: Scaling factor

Architecture Barrel Shifters X Reg x(n) MUX + / - x x' y(n) Y Reg y y' Z Reg z(i+1) z(i) i a(n-1) . a(1) a(0)  generator sign(xi) sign(yi) sign(zi) rotation vectoring i

Pipelined Structure Basic CORDIC Processor R E G x y x' y' Complexity is increased : Arithmetic operators are mapped into a dedicated unit, and also the additional registers between each stage. Maximum throughput: Clock drives only one CORDIC operation per cycle.

Implementation Examples We classify these particular DSP function into three categories: (a)Linear transformations: discrete Fourier transform, Chirp-Z transform, discrete Hartley transform, and fast Fourier transform. (b)Digital filters: orthogonal digital filters, and adaptive lattice filters. (c)Matrix based digital signal processing algorithms: QR factorization, with applications to Kalman filtering, eigenvalue and singular value decompositions. This project will exam one example in each category to illustrate the utilization of CORDIC-based processor array.