Decoder A01-A31 address, LWORD, IACK, AM0-AM5 SN74LS245 Interrupter 5V-3.3V Level change Xilinx CPLD 125MHz XC95288 JTAG VMEbus interface 2*18-Bits 133MHz.

Slides:

Advertisements

Similar presentations

Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.

Advertisements

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.

Programmable Interval Timer

Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Implementing Logic Gates and Circuits Discussion D5.1.

Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.

The Xilinx CPLD Lecture 4.2. XC9500 CPLDs 5 volt in-system programmable (ISP) CPLDs 5 ns pin-to-pin 36 to 288 macrocells (6400 gates) Industry’s.

1 TK2633TK Microprocessor Architecture DR MASRI AYOB.

Introduction to Computer Engineering by Richard E. Haskell Xilinx CPLDs Lab 2b Module M2.4.

FPGAs and VHDL Lecture L12.1. FPGAs and VHDL Field Programmable Gate Arrays (FPGAs) VHDL –2 x 1 MUX –4 x 1 MUX –An Adder –Binary-to-BCD Converter –A Register.

Analog-to-Digital Converters Lecture L11.2 Section 11.3.

FPGAs and VHDL Lecture L13.1 Sections 13.1 – 13.3.

Lab 3 & 4 Discussion EE414/514 VHDL Design September 25.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.

Port Mapped I/O.

Basic I/O Interface A Course in Microprocessor

Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.

Lab 8: A Calculator Using Stack Memory

Minimum System Requirements Clock Generator Memory Interfacing.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

8279 KEYBOARD AND DISPLAY INTERFACING

CSI-2111 Computer Architecture Ipage Control, memory and I/O v Objectives: –To define and understand the control units and the generation of sequences.

General Concepts of Computer Organization Overview of Microcomputer.

Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.

8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.

PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.

8279 KEYBOARD AND DISPLAY INTERFACING

CIT 673 Created by Suriyong1 Micro controller hardware architechture.

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

Capture and record 1GHz signal (Block Diagram)

CSE 171 Lab 11 Digital Voltmeter.

ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.

8255:Programmable Peripheral Interface

Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #3 Flip-Flops, Registers, Shift registers, Counters, Memory 3/3/2005.

KEYBOARD/DISPLAY CONTROLLER - INTEL Features of 8279 The important features of 8279 are, Simultaneous keyboard and display operations. Scanned keyboard.

Gandhinagar Institute of Technology

Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.

The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

STUDY OF PIC MICROCONTROLLERS.. Design Flow C CODE Hex File Assembly Code Compiler Assembler Chip Programming.

8255 Programmable Peripheral Interface

Class Exercise 1B.

This chapter in the book includes: Objectives Study Guide

Each I/O pin may be configured as either input or output.

Sega Dreamcast Visual Memory Unit FPGA Implementation

8085 Microprocessor Architecture

Latches and Flip-flops

Architectural Features

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

FIGURE 7.1 Conventional and array logic diagrams for OR gate

CSE 171 Lab 11 Digital Voltmeter.

Programmable Electrically Erasable Logic Devices (PEEL)

Analog-to-Digital Converters

8085 Microprocessor Architecture

Programmable Peripheral Interface

8051 Micro Controller.

Lecture 13 PicoBlaze I/O & Interrupt Interface

8085 Microprocessor Architecture

XC9500 Architectural Features

Implementing Logic Gates and Circuits

FPGA’s 9/22/08.

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

(Sequential-Circuit Building Blocks)

Presentation transcript:

Decoder A01-A31 address, LWORD*, IACK*, AM0-AM5 SN74LS245 Interrupter 5V-3.3V Level change Xilinx CPLD 125MHz XC95288 JTAG VMEbus interface 2*18-Bits 133MHz FIFO -- Interrupter iackc5<='1' when IACKIN='0' and address(3 downto 1)="101" and AS='0' and DS0='0' and IACK='0' else '0'; iackc6<='1' when IACKIN='0' and address(3 downto 1)="110" and AS='0' and DS0='0' and IACK='0' else '0'; iackc <='1' when iackc5='1' or iackc6='1' else '0'; process(iackc5,iackc6,rec,wrc,reg,DATA) begin if iackc5='1' then DATA(7 downto 0) <= " "; elsif iackc6='1' then DATA(7 downto 0) <= " "; elsif wrc='1' then reg <= DATA; elsif rec='1' then DATA <= reg+" "; else DATA <= "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; end if; end process; Function Descriptions 1. Interrupter 2. Interrupt 5,6 3. Read/Write 4. IACKIN/IACKOUT

Decoder A01-A31 address, LWORD*, IACK*, AM0-AM5 SN74LS245 Interrupter 5V-3.3V Level change Xilinx CPLD 125MHz XC95288 JTAG VMEbus interface 2*18-Bits 133MHz FIFO **************************** Resource Summary **************************** Macrocells Product Terms Registers Pins Function Block Used Used Used Used Inputs Used 218/288 ( 75%) 934 /1440 ( 64%) 91 /288 ( 31%) 81 /168 ( 48%) 644/864 ( 74%) PIN RESOURCES: Signal Type Required Mapped | Pin Type Used Remaining | Input : | I/O : Output : | GCK/IO : 1 2 Bidirectional : | GTS/IO : 0 4 GCK : 1 1 | GSR/IO : 0 1 GTS : 0 0 | GSR : 0 0 | Total Adopt from vmebus.rpt

Decoder A01-A31 address, LWORD*, IACK*, AM0-AM5 SN74LS245 Interrupter 5V-3.3V Level change Xilinx CPLD 125MHz XC95288 JTAG VMEbus interface 2*18-Bits 133MHz FIFO Adopt from sn74v245.pdf

Capture and record 1GHz signal (Realized circuit) National Semiconductor ADC Xilinx Spartan-3 XC3S400 1GHz Analog Signal 1GHz Clock signal 500MHz synchronous latch 4 ports 8-bits 250MHz FIFO 2 ports 8-Bits 500MHz LVDS Data 4 ports 8-bits 250MHz Level 1 Cut Comparator 4 ports 8-bits 250MHz Level 2 Cut Comparator 8 ports 16-bits 125MHz Encoder 4 ports 8-bits 250MHz MUX Time Counter Trigger 250MHz synchronous clock 4*32-Bits 125MHz Dual-port RAM 70T3519 Decoder A01-A31 address, LWORD*, IACK*, AM0-AM5 SN74LS245 Interrupter 5V-3.3V Level change Xilinx CPLD 125MHz XC95288 XC18V02 XC18V01 JTAG

Xilinx Spartan-3 XC3S400 Xilinx Spartan-2 XC2S100 Xilinx CPLD XC95288 AD FADC ADC081000