NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 1 WBS5 Central Instrumentation/Data Acquisition and Controls G. E. Oliaro Computer I&C, Network.

Slides:



Advertisements
Similar presentations
UNIVERSITA’ DEGLI STUDI DI NAPOLI FEDERICO II Luigi Cimmino November 12 th, Tokyo INTERNATIONAL WORKSHOP ON MUON & GEO-RADIATION PHYSICS FOR EARTH.
Advertisements

Local Trigger Control Unit prototype
ESODAC Study for a new ESO Detector Array Controller.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Stephanie Allison LCLS Integration with SLC October 12, 2004 Integration with SLC LCLS Facility Advisory Committee Oct 12, 2004 Introduction.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.
NCSX NCSX CDR May 21-23, 2002 G. E. Oliaro Slide 1 WBS5 Central Instrumentation/Data Acquisition and Controls G. E. Oliaro for the Computer I&C, Network.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
September 22, 2009GONG H-alpha Review1 Data Acquisition System (DAS)
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
February 17-18, 2010 R&D ERL James Jamilkowski R&D ERL Controls Larry Hoff James Jamilkowski February 17-18, 2010 Controls.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Central I&C Computing Presented at the Physics Operations Course Feb P. Sichta.
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
14th April 1999Hepix Oxford Particle Physics Site Report Pete Gronbech Systems Manager.
SC Project Review of NCSX WBS5 - Central Controls and Computing August 15-17, 2007 WBS5 Manager: Paul Sichta.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
Princeton University Cost & Schedule Review of NCSX May 1-4, 2007 WBS5 – Central Controls and Computing Paul Sichta.
INTRODUCE OF SINAP TIMING SYSTEM
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
NSTXpool Computer Upgrade WP #1685 Bill Davis December 9, 2010.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
NCSX NCSX Preliminary Design Review ‒ October 7-9, 2003 G. Oliaro 1 G. Oliaro - WBS 5 Central Instrumentation/Data Acquisition and Controls Princeton Plasma.
NCSX NCSX Project Design Review ‒ October 7-9, 2003 G. Oliaro 1 G. Oliaro - WBS 5 Central Instrumentation/Data Acquisition and Controls Princeton Plasma.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
SC Project Review of NCSX, April 8-10, 2008 Central Controls and Computing WBS51 & 52 P. Sichta WBS5 Work Package Manager.
ATF Control System and Interface to sub-systems Nobuhiro Terunuma, KEK 21/Nov/2007.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
22nd March 2000HEPSYSMAN Oxford Particle Physics Site Report Pete Gronbech Systems Manager.
General Concepts of Computer Organization Overview of Microcomputer.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
NCSX CD-4/MIE block diagrams April 18, 2007 P. Sichta rev 0.
Industrial Controls Engineering Department First CERN PXI Users Group meeting 19 th October 2011 – Hubert REYMOND – EN/ICE 1.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
CERN Timing Workshop, Geneva, 15 Feb Geneva, 15 Feb 2008 Franck Di Maio – ITER IO Geneva, 15 Feb 2008 Franck Di Maio – ITER IO CERN Timing Workshop.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Princeton University Review of the NCSX Project, March 2008 WBS5 - Central Controls and Computing March 13,2008 WBS5 Manager: Paul Sichta.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
SC Project Review of NCSX, April 8-10, 2008 C. A. Gentile NCSX Startup (WBS 85) C.A.Gentile NCSX CD-4 Startup.
PLC based Interlock Workshop CIS Team February 2016 ITER Central Interlock System Fast Interlock Controller.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Report on the progress of the 40MHz SEU Test System based on DE2 Board 20 Jan in CPPM Zhao Lei.
@ Professor Doug Harper Department of Physics and Astronomy
High Speed Control System with PCIeXpress & FPGA
Recent R&D Milestones at GRAPES-3
ATF/ATF2 Control System
Readout electronics for aMini-matrix DEPFET detectors
Sheng-Li Liu, James Pinfold. University of Alberta
Tests Front-end card Status
Five Key Computer Components
EPICS: Experimental Physics and Industrial Control System
PID meeting Mechanical implementation Electronics architecture
Introduction to Operating Systems
Presentation transcript:

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 1 WBS5 Central Instrumentation/Data Acquisition and Controls G. E. Oliaro Computer I&C, Network Engineering Branch

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 2 Primary Design Basis of WBS 5 The NCSX Design Leverages the NSTX Technology and Experience Base and Provides a Low Risk - Cost Effective Implementation. –Commercial-Off-The-Shelf (COTS) –Maximize Use of Open Source (Free) Software –Just-In-Time Design & Purchase –Steer Current NSTX Upgrades to Benefit NCSX Network CAMAC Replacement to CPCI & PCI Synchronization System Plasma Control (FIMM) –CAMAC Instrumentation Will Not Be Used In Design –Maximize Use of Experience Base at PPPL

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 3 WBS 5 Scope WBS 51 TCP/IP network Infrastructure WBS 52 Central Facilities I&C WBS 53 Diagnostic Data Acquisition and Facility Computing WBS 54 Facility Timing and Synchronization WBS 55 Real Time Plasma and Power Supply Control System WBS 56 Central Safety and Interlock System WBS 57 Control Room Facility WBS 58 Central I&C Management and Integration

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 4 Questions in NCSX WBS5 Design at CDR A non-CAMAC design for a facility Timing and Synchronization System –As of the CDR: Use the BNL/ORNL-Spallation_Neutron_Source (10 MHz) timing system Upgrade NSTX (TFTR) Design to Current Technology Base Migration from VMS based MDSplus to UNIX

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 5 WBS 54 Facility Timing and Synchronization Progress –A working prototype of a PCI based Timing And Synchronization System will be deployed for the next NSTX run. –Xilinx XC2S200, Spartan II, 200,000 logic & RAM gate FPGA –CeSys PCI XC2S board ~$300 –Each board has 6 multi-function channels Timing Timed Gate Time Interval Counter Clock Generator Timing & Sequencing –A Signal Conditioning and Interface board has been designed and is being sent out for fabrication now.

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 6 WBS 54 Facility Timing and Synchronization Specifications –Programmable base clock: 1MHz(NSTX) and 10MHz(NCSX) –128 Event codes –Timing Resolution: and –Timed gate duration: 1.2 hours (32 bits) –Outputs: Transformer coupled, TTL, Opto-Isolated –Output trigger: 1us

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 7 Stepper Motor Controller PCI Timing Module32ch, 80KHz, SSH Digitizer ($2.5K) Stepper Motor Driver NSTX Technology Transfer To NCSX Li Pellet Injector Control System

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 8 WBS 54 Facility Timing and Synchronization Clock application software is essentially complete. A standalone Windows GUI is being used for development now. A Windows DLL that will used by LabView and MDSplus is being tested.

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 9 WBS 53 Diagnostic Data Acquisition and Facility Computing VMS based MDSplus was proposed as the Data Acquisition and Data Management & Storage System for NCSX MDSplus services have now all been successfully ported to UNIX by the MIT developers –As of 2/24/03, all 5 CMOD CAMAC highways have been moved to a LINUX MDSplus server: alcserv II –MIT has 3 UNIX servers, 12 UNIX workstations, and 24 VMS workstations. 12 VMS workstations to be replaced with UNIX by end of FY03 MIT will be VMS free by end of FY04

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 10 WBS 53 Diagnostic Data Acquisition and Facility Computing PPPL progress towards UNIX based MDSplus –UNIX based MDSplus has been used to store and serve TRANSP data to local and offsite users for about a year. There are no performance issues with this port. –NSTX Data acquisition team is now serving NSTX data trees with a test LINUX server. –We will serve production NSTX data for the next NSTX run in October. PPPL will have a strong base of UNIX based MDSplus experience for NCSX design and startup requirements

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 11 Conclusions The NCSX Design Leverages the NSTX Technology and Experience Base and Provides a Low Risk - Cost Effective Implementation.

NCSX NCSX Project Meeting March 21, 2003 G. E. Oliaro Slide 12 WBS 5 Cost & Schedule Breakdown 5Central I&C$4,115K 9.8%Cont.$403K 51TCP/IP Network Infrastructure$716K 5.0%$36K 52Central Facilities I&C$978K 10.0%$98K 53Data Acquisition & Facility Computing$641K 16.0%$103K 54Facility Timing & Synchronization$676K 14.0%$95K 55Real Time Power Supply Control$374K 8.0%$30K 56Central Safety Interlock System$409K 8.0%$33K 57Control Room Design$320K 3.0%$10K