1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.

Slides:



Advertisements
Similar presentations
Capo: Robust and Scalable Open-Source Min-cut Floorplacer Jarrod A. Roy, David A. Papa,Saurabh N. Adya, Hayward H. Chan, James F. Lu, Aaron N. Ng, Igor.
Advertisements

Multilevel Hypergraph Partitioning Daniel Salce Matthew Zobel.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Memory Management Chapter 7.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Natarajan Viswanathan Min Pan Chris Chu Iowa State University International Symposium on Physical Design April 6, 2005 FastPlace: An Analytical Placer.
X-Architecture Placement Based on Effective Wire Models Tung-Chieh Chen, Yi-Lin Chuang, and Yao-Wen Chang Graduate Institute of Electronics Engineering.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
Global Flow Optimization (GFO) in Automatic Logic Design “ TCAD91 ” by C. Leonard Berman & Louise H. Trevillyan CAD Group Meeting Prepared by Ray Cheung.
SimPL: An Effective Placement Algorithm Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of Michigan 1ICCAD 2010, Myung-Chul Kim,
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
Placer Suboptimality Evaluation Using Zero-Change Transformations Andrew B. Kahng Sherief Reda VLSI CAD lab UCSD ECE and CSE Departments.
Routability-Driven Blockage-Aware Macro Placement Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang.
Intrinsic Shortest Path Length: A New, Accurate A Priori Wirelength Estimator Andrew B. KahngSherief Reda VLSI CAD Laboratory.
APLACE: A General and Extensible Large-Scale Placer Andrew B. KahngSherief Reda Qinke Wang VLSICAD lab University of CA, San Diego.
Boosting: Min-Cut Placement with Improved Signal Delay Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA
Placement Feedback: A Concept and Method for Better Min-Cut Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 3: Chip Planning © KLMH Lienig 1 Modern Floorplanning Based on B*-Tree and Fast.
WISCAD – VLSI Design Automation GRIP: Scalable 3-D Global Routing using Integer Programming Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
Mixed-Size Placement with Fixed Macrocells using Grid-Warping Zhong Xiu*, Rob Rutenbar * Advanced Micro Devices Inc., Department of Electrical and Computer.
Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim, Rasit Onur Topaloglu, and Sung Kyu Lim Department of Electrical and Computer Engineering,
1 Modern Floorplanning Based on Fast Simulated Annealing Tung-Chieh Chen* and Yao-Wen Chang* # Graduate Institute of Electronics Engineering* Department.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement Jarrod A. Roy, James F. Lu and Igor L. Markov University of Michigan Ann.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Gordian Placement Tool: Quadratic and Linear Problem Formulation Ryan Speelman Jason Gordon Steven Butt EE 201A
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
Analytic Placement. Layout Project:  Sending the RTL file: −Thursday, 27 Farvardin  Final deadline: −Tuesday, 22 Ordibehesht  New Project: −Soon 2.
Quadratic and Linear WL Placement Using Quadratic Programming: Gordian & Gordian-L Shantanu Dutt ECE Dept., Univ. of Illinois at Chicago Acknowledgements:
Improved Cut Sequences for Partitioning Based Placement Mehmet Can YILDIZ and Patrick H. Madden State University of New York at BinghamtonComputer Science.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
1/24/20071 ECO-system: Embracing the Change in Placement Jarrod A. Roy and Igor L. Markov University of Michigan at Ann Arbor.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
Session 10: The ISPD2005 Placement Contest. 2 Outline  Benchmark & Contest Introduction  Individual placement presentation  FastPlace, Capo, mPL, FengShui,
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
Quadratic VLSI Placement Manolis Pantelias. General Various types of VLSI placement  Simulated-Annealing  Quadratic or Force-Directed  Min-Cut  Nonlinear.
I N V E N T I V EI N V E N T I V E A Morphing Approach To Address Placement Stability Philip Chong Christian Szegedy.
A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
Data Structures and Algorithms in Parallel Computing Lecture 7.
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
Hypergraph Partitioning With Fixed Vertices Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov UCLA Computer Science Department
Multilevel Partitioning
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
Memory Allocation The main memory must accommodate both:
VLSI Quadratic Placement
GORDIAN Placement Perform GORDIAN placement
EE5780 Advanced VLSI Computer-Aided Design
Presentation transcript:

1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2 Graduate Institute of Electronics Engineering 1 Department of Electrical Engineering 2 National Taiwan University Taipei, Taiwan April 6, 2005

2 National Taiwan University Outline ․ Introduction ․ Global placement  HPWL modeling with min-cut  Whitespace management  Look-ahead partitioning ․ Legalization ․ Detailed placement  Matching based detailed placement ․ Results

3 National Taiwan University Introduction ․ NTUplace is based on the min-cut partitioning technique. ․ Algorithm: Global Placement Legalization Detailed Placement Wirelength modeling with min-cut Whitespace management Look-ahead partitioning Matching based detailed placement

4 National Taiwan University HPWL Modeling with Min-Cut ․ The HPWL (half-perimeter wirelength) is exactly modeled with the min-cut objective.  Finding the min-cut is equivalent to finding the minimum HPWL. ․ The idea is similar to the Bounding Box aware Terminal Propagation (BBTP) in the TheTo placer:  Selvakkumaran and Karypis, Technical Report , Univ. of Minnesota. Oct ․ They use 7 cases to discuss the HPWL modeling. ․ We derive a unified method for the modeling. ․ Our method can be applied to the diagonal-bin repartitioning.  TheTo might need to consider tens of cases.

5 National Taiwan University Net-Weight Assignment (1/2) ․ For each net, we compute three HPWL values. ․ Consider the case for a net with 2 fixed pins and 2 movable cells, and the x-range of the 2 pins is within that of the 2 cells and the center of the left partition is closer to the x-range  w 1 : the wirelength when the 2 cells are at the left side  w 2 : the wirelength when the 2 cells are at the right side,  w 12 : the wirelength when the 2 cells are at different sides.  Here, w 12 > w 2 > w 1 2 cells are at the left side. 2 cells are at the right side. 2 cells are at different side. Fixed pin Movable cell HPWL = w 1 HPWL = w 2 HPWL = w 12 (Fixed pin) X-range

6 National Taiwan University Net-Weight Assignment (2/2) ․ Introduce a partitioning graph (hypergraph) and two fixed nodes to represent the two sides. ․ Add two hyperedges into the graph.  Since w 2 > w 1, assign the weight of the hyperedge e 1 between the cells and the left fixed node be (w 2 -w 1 ).  Assign the weight of the hyperedge e 2 between the two cells be (w 12 -w 2 ). ․ Partition the resulting hypergraph to decide the cell/node partition. weight(e 1 ) = (w 2 -w 1 ) weight(e 2 ) = (w 12 -w 2 ) Left fixed node Right fixed node Movable node

7 National Taiwan University Three Possible Partitioning Results Movable node Fixed node e1e1 e2e2 e2e2 e1e1 e1e1 e2e2 weight(e 1 ) = (w 2 -w 1 ) weight(e 2 ) = (w 12 -w 2 ) Left fixed nodeRight fixed node Movable node 2 1 3

8 National Taiwan University Relationship Between HPWL and Cutsize n cut = 0 n cut = weight(e 1 ) = (w 2 -w 1 ) n cut = weight(e 1 )+ weight(e 2 ) = (w 12 -w 2 ) + (w 2 -w 1 ) = (w 12 -w 1 ) HPWL = w 1 = w 1 + n cut HPWL = w 2 = w 1 + n cut HPWL = w 12 = w 1 + n cut e1e1 e2e2 e2e2 e1e1 e1e1 e2e2 All three cases: HPWL = w 1 + n cut 123

9 National Taiwan University ․ Theorem: HPWL = w 1 + n cut. ․ Then, we have Finding the minimum HPWL is equivalent to finding the min-cut. Relationship Between HPWL and Cutsize (Constant)

10 National Taiwan University Whitespace Management (1/2) ․ Traditional min-cut placers uniformly distribute whitespace and tend to produce excessive wirelength when the whitespace is large. ․ Adya, Markov, Villarrubia use filler (dummy) cells to control the whitespace allocation [ICCAD-03].  Add dummy cells to increase the utilization. Whitespace is distributed according to the dummy cell locations.  However, their method tend to increase the number of cells, leading to longer running time and larger memory usage.

11 National Taiwan University ․ We directly control the balance criteria during partitioning using the available free space. ․ Relaxing the balance criteria leads to smaller cutsize and thus smaller wirelength. ․ The balance criterion satisfies that the utilization of each partition is less than or equal to 1. ․ The criterion is fed into the partitioner to allocate whitespace. Whitespace Management (2/2) Both util. < 1 Block Area Left util. = 1, right util. < 1 Block Area Left util. < 1, right util. = 1 Uniform whitespace distribution Left partition Utilization = 1.0 Right partition Utilization = 1.0

12 National Taiwan University Look-Ahead Partitioning ․ Simplify the idea in Cong et al., “ Fast floorplanning by look-ahead enabled recursive bipartitioning, ” ASPDAC ․ Use the first-fit bin-packing heuristic to check if the subpartition can be legalized.  Increase the chance of legalizing macro blocks. ․ If the subpartition cannot be legalized, we move the cutline and redo the partitioning. Legalization Fails Re- partition Legalization Succeeds

13 National Taiwan University 41 Legalization ․ Place all cells in the rows to obtain a feasible solution. 1)Place cells into their nearest rows. 2)Sort all standard cells according to their sizes, from the largest to the smallest. 3)Assign the x-coordinates for all cells according to the sorted order. If overlap occurs, we will find a nearest empty slot to place the cell Place cells into nearest rows Sort the cells Place cells one-by-one

14 National Taiwan University ․ Is based on cell location assignment (matching).  Each cell has different costs at different locations.  Minimize total cost: O(n 3 ) time for n cells  Is better than O(n!) time for a branch & bound (BB) detailed placer  Can use a much larger window (> 64 cells) Detailed Placement ABC 123

15 National Taiwan University Old Results ․ Old results in the ISPD-05 proceedings. CircuitObjectsNetsFinal HPWL (um) Global Placement Runtime Total Runtime* adaptec1211,447221, e74 min11 min adaptec3451,650466, e815 min28 min *On a Pentium 4 3.2GHz PC

16 National Taiwan University New Results from the Enhanced Methods ․ Enhance our placer with matching based detailed placement and other schemes (e.g., repartitioning). ․ Improve the published HPWL by 10%. CircuitPublished HPWL Final HPWL Published Runtime Final Runtime adaptec e e711 min50 min adaptec e e828 min160 min Comp

17 National Taiwan University Thank you for your attention!