Other Flip-Flop Types: J-K and T flip-flops (Section 5-6)

Slides:



Advertisements
Similar presentations
CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi
Advertisements

Computer Architecture CS 215
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
CPEN Digital System Design Chapter 5 Sequential Circuits Storage Elements and Sequential Circuit Analysis C. Gerousis © Logic and Computer Design.
Logical Circuit Design Week 11: Sequential Logic Circuits Mentor Hamiti, MSc Office ,
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.
Sequential Circuit Design
CS 140 Lecture 7 Professor CK Cheng 4/23/02. Part II. Sequential Network (Ch ) 1.Flip-flops SR, D, T, JK, 2.SpecificationState Table 3.Implementation.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Sequential Circuit Design
Overview Sequential Circuit Design Specification Formulation
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.
ECE 331 – Digital System Design Counters (Lecture #19) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Overview Part 1 - Storage Elements and Sequential Circuit Analysis
Sequential logic and systems
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
CHANTHA THOEUN Flip-flop Circuits. Types of Flip-flops SR flip-flop (Set, Reset) T flip-flop (Toggle) D flip-flop (Delay) JK flip-flop.
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
D Flip-Flops Objectives
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 17 Design a clock synchronous sequential circuit with two inputs A, B and a single.
Digital Computer Design Fundamental
Latches, Flip-Flops BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Some Useful Circuits Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University.
Latch Flip flop.
Overview Part 1 Part 2 Sequential Circuit Design
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Analyzing our example circuit
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
Chap 4. Sequential Circuits
1 Boolean Algebra & Logic Gates. 2 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple.
Chap 4. Sequential Circuits
Sequential Circuits. Two primary differences between combinational circuits and sequential circuits –Sequential circuits are synchronous (use a clock)
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
ITEC 352 Lecture 9 Flip Flops. Flip flops Review Questions? HW #2 posted, due next Friday at 10PM Floating point numbers.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
Registers; State Machines Analysis Section 7-1 Section 5-4.
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #3 Flip-Flops, Registers, Shift registers, Counters, Memory 3/3/2005.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)
1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
Sequential Circuits.
Sequential Circuits.
4.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Synchronous Sequential Circuits
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
Synchronous Sequential Circuits
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Synchronous Sequential Logic
ECE 352 Digital System Fundamentals
Sequential circuit analysis
deeksha…… JK FLIPFLOP.
Presentation transcript:

Other Flip-Flop Types: J-K and T flip-flops (Section 5-6)

2 Other Flip-Flop Types  J-K and T flip-flops Behavior Implementation  Basic descriptors for understanding and using different flip-flop types Characteristic tables Characteristic equations Excitation tables

3 J-K Flip-flop  Behavior Same as S-R flip-flop with J analogous to S and K analogous to R Except that J = K = 1 is allowed, and For J = K = 1, the flip-flop changes to the opposite state No change Set Reset Complement OperationJ K 0 1 Q(t +1) Q(t) Q(t)

4 J-K Flip-flop (continued)  Implementation  Symbol D C K J J C K

5 T Flip-flop  Behavior Has a single input T  For T = 0, no change to state  For T = 1, changes to opposite state  Same as a J-K flip-flop with J = K = T

6 T Flip-flop (continued)  Implementation  Symbol C D T T C

7 Basic Flip-Flop Descriptors  Used in analysis Characteristic table - defines the next state of the flip-flop in terms of flip-flop inputs and current state Characteristic equation - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state  Used in design Excitation table - defines the flip-flop input variable values as function of the current state and next state

8 D Flip-Flop Descriptors  Characteristic Table  Characteristic Equation Q(t+1) = D  Excitation Table D 0 1 Operation Reset Set 0 1 Q(t1) + Q(t+1) D Operation Reset Set Defines next state in terms of flip-flop inputs and current state Defines next state as a Boolean function of flip-flop inputs and current state Defines input variable values as function of current state and next state

9 T Flip-Flop Descriptors  Characteristic Table  Characteristic Equation Q(t+1) = T  Q  Excitation Table No change Complement Operation 0 1 TQ(t1) Q(t) (t) + Q(t + 1) Q(t) 1 0 T No change Complement Operation Q(t)

10 T Flip-Flop Descriptors  Characteristic Table  Characteristic Equation Q(t+1) = T  Q  Excitation Table (t (t + Qt Qt Q(t 1) () 1 0 T No change Complement Operation () 1) No change Complement Operation 0 1 TQ(t Q ) Q ) + Defines next state in terms of flip-flop inputs and current state Defines next state as a Boolean function of flip-flop inputs and current state Defines input variable values as function of current state and next state

11 S-R Flip-Flop Descriptors  Characteristic Table  Characteristic Equation Q(t+1) = S + R Q OperationS R No change Reset Set Undefined 0 1 ? Q(t+1) Q(t) Operation No change Set Reset No change S X Q(t+ 1) Q(t) R X 0 1 0

12 J-K Flip-Flop Descriptors  Characteristic Table and Equation Q(t+1) = J Q + K Q  Excitation Table No change Set Reset Complement OperationJ K 0 1 Q(t +1) Q(t) Q(t) Q(t + 1) Q(t) Operation X X 0 1 K 0 1 X X J No change Set Reset No Change