1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

Slides:



Advertisements
Similar presentations
Sequential Circuits Storage elements
Advertisements

State-machine structure (Mealy)
State Machine Design Procedure
Analysis of Clocked Sequential Circuits
COE 202: Digital Logic Design Sequential Circuits Part 3
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Digital Electronics Chapter 5 Synchronous Sequential Logic.
Computing Machinery Chapter 5: Sequential Circuits.
Digital Logic Design Lecture 27.
Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.
Sequential Circuit Design
ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.
Give qualifications of instructors: DAP
CSCE 211: Digital Logic Design
Sequential Circuit Design
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ECE 301 – Digital Electronics
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.
IKI c-Synthesis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: Prof. Daniel Gajski’s transparency.
Digital Computer Design Fundamental
ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)
L5 – Sequential Circuit Design
Rabie A. Ramadan Lecture 2
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
Circuit, State Diagram, State Table
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Chap 4. Sequential Circuits
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
Digital Logic Design Sequential circuits
State Machines.
Chap 4. Sequential Circuits
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
CENG 241 Digital Design 1 Lecture 10 Amirali Baniasadi
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Sequential Circuit Design. Outline  Flip-flop Excitation Tables  Sequential Circuit Design  Design: Example #1  Design: Example #2  Design: Example.
Introduction to Sequential Logic Design Finite State-Machine Design.
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.
CE1110: Digital Logic Design Sequential Circuits.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Introduction to State Machine
DLD Lecture 26 Finite State Machine Design Procedure.
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.
C HAPTER F IVE S YNCHRONOUS S EQUENTIAL L OGIC 1.
Princess Sumaya University
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
Sequential Circuit Design Section State Machines Design Procedure 1.Specification- obtain (produce) problem description 2.Formulation - Obtain.
Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Lecture 14 State Machines II Topics State Machine Design Resolution with Text Design with D flip-flops Design with JK Readings: Chapter 7 November 11,
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Week #7 Sequential Circuits (Part B)
FIGURE 5.1 Block diagram of sequential circuit
ECE 301 – Digital Electronics
CENG 241 Digital Design 1 Lecture 11
State Reduction and State Assignment
DESIGN OF SEQUENTIAL CIRCUITS
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
Chapter5: Synchronous Sequential Logic – Part 4
Chapter5: Synchronous Sequential Logic – Part 3
COE 202: Digital Logic Design Sequential Circuits Part 3
Presentation transcript:

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0  output 0, circuit stays in same state a a: input 1  output 0, circuit goes to state b b: input 0  output 0, circuit goes to state c c: input 1  output 0, circuit goes to state d

2 State Reduction Present State Next State Output x = 0 x = 1 x = 0 x = 1 a a b 0 0 b c d 0 0 c a d 0 0 d e f 0 1 e a f 0 1 f g f 0 1 g a f 0 1

3 Present State Next State Output x = 0 x = 1 x = 0 x = 1 a a b 0 0 b c d 0 0 c a d 0 0 d e f 0 1 e a f 0 1 f g f 0 1 g a f 0 1 State Reduction Algorithm: Two states are equivalent if, for each member of the set inputs, they give the same output and send the circuit to the same state or equivalent state. State Reduction row with present state g is removed, and state g is replaced by state e each time it occurs. equivalent states e

4 Present State Next State Output x = 0 x = 1 x = 0 x = 1 a a b 0 0 b c d 0 0 c a d 0 0 d e f 0 1 e a f 0 1 f e f 0 1 State Reduction Algorithm: Two states are equivalent if, for each member of the set inputs, they give the same output and send the circuit to the same state or equivalent state. State Reduction row with present state f is removed, and state f is replaced by state d each time it occurs. equivalent states d d

5 Present State Next State Output x = 0 x = 1 x = 0 x = 1 a a b 0 0 b c d 0 0 c a d 0 0 d e d 0 1 e a d 0 1 State Reduction

6 Present State Next State Output x = 0 x = 1 x = 0 x = 1 a 000 a 000 b b 001 c 010 d c 010 a 000 d d 011 e 100 d e 100 a 000 d Reduced State Table with Binary Assignment State Coded Binary Assignment

7 Sequential Circuits: Design Procedure Recommended Design Steps Derive the state diagram from the word description and the specifications of the desired operation. Reduce the number of states if necessary. Assign binary values to the states. Obtain the binary coded-state table. Chose the type of flip-flops to be used. Derive the simplified flip-flop input and output equations. Draw the logic diagram.

8 Sequence Detector Sequential Circuit Design a circuit that detects three or more consecutive 1’s in a string of bits using D Flip-Flops. Start with state S 0 If the input is 0  circuit stays in the same state If the next input is 1  circuit goes to S 1 to indicate that 1 was detected If the next input is 1  circuit goes to S 2 to indicate that the arrival of two consecutive 1’s. But if the input were 0  circuit goes back to S 0. The third consecutive 1 sends the circuit to S 3. If more 1 are detected  circuit stays in S 3. Draw the state diagram.

9 Present State Input Next State Output State table is derived directly from the state diagram. We choose 2 D Flip-Flops (outputs A, B) There is one input x and one output y D flip-flop state Equations: Sequence Detector Sequential Circuit This state table is the result of Moore implementation:  output depends on the present state only. We can, however, implement a Mealy machine:  output depends on the present state and the input.

10 Obtain the simplified functions from the K-Maps: Sequence Detector Sequential Circuit

11 Sequential Circuit Logic Diagram

12 Present State Input Next State Flip-Flop inputs Flip-Flop Excitation table: In order to determine the input equations for the JK flip-flops, it is necessary to derive a functional relationship between the state table and the input equations. Design using JK Flip-Flops

13 Design using JK Flip-Flops

14 Design using JK Flip-Flops