Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Midterm Examination Wednesday, 11/21/2012 15:50 ~ 17:50 East Upper.

Slides:

Advertisements

Similar presentations

Sequential Logic ENEL 111. Sequential Logic Circuits So far we have only considered circuits where the output is purely a function of the inputs With.

Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.

Sequential Logic Building Blocks – Flip-flops

Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Sequential Circuit Latch & Flip-flop.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Classification of Digital Circuits  Combinational. Output depends only on current input values.  Sequential. Output depends on current input values and.

Digital Logic Chapter 5 Presented by Prof Tim Johnson

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.

1 EE121 John Wakerly Lecture #8 Sequential Circuits Flip-flops Sequential PALs.

Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.

EET 1131 Unit 10 Flip-Flops and Registers

1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.

Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.

Digital Logic Design Lecture 23. Announcements Homework 8 due Thursday, 11/20 Exam 3 coming up on Tuesday, 11/25.

Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #10 Latches, Flip Flops & Sequential PALS.

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

Chapter 1_4 Part II Counters

The edge triggered J-K Flip flop The J-K Flip flop is versatile and is widely used type of flip flop. The functioning of this flip flop is identical to.

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.

COE 202: Digital Logic Design Sequential Circuits Part 1

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

Flip-Flops and Registers

Introduction to Sequential Logic Design Flip-flops FSM Analysis.

Introduction to Sequential Logic Design Flip-flops.

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

FLIP FLOP By : Pn Siti Nor Diana Ismail CHAPTER 1.

Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.

JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Flip Flop Chapter 15 Subject: Digital System Year: 2009.

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.

LECTURE X CH 5 CONTINUED JK and Master Slave Flip Flops.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

EKT 121 / 4 ELEKTRONIK DIGIT I

Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.

Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.

Chapter5: Synchronous Sequential Logic – Part 1

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Lab 12 :JK Flip Flop Fundamentals: Slide 2 Slide 3 JK Flip-Flop. JK Flip-Flop and waveform diagrams.

Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.

7. Latches and Flip-Flops Digital Computer Logic.

CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered.

UNIT 11 LATCHES AND FLIP-FLOPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives.

Copyright ©2009 by Pearson Higher Education, Inc. Upper Saddle River, New Jersey All rights reserved. Digital Fundamentals, Tenth Edition Thomas.

LATCHES AND FLIP-FLOPS

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.

Elec 2607 Digital Switching Circuits

Sequential Digital Circuits

Presentation transcript:

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Midterm Examination Wednesday, 11/21/ :50 ~ 17:50 East Upper Hall ( 东上院 ) 106

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Digital Fundamentals Tenth Edition Floyd Flip-flops © 2008 Pearson Education

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Latches R S Q Q EN Show the Q output with relation to the input signals. Assume Q starts LOW. Keep in mind that S and R are only active when EN is HIGH. S R EN Q

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Latches R S Q Q EN Show the Q output with relation to the input signals. Assume Q starts LOW. Keep in mind that S and R are only active when EN is HIGH. S R EN Q

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Edge-triggering

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong The J-K Flip-flop Named after its inventor: Jack Kilby. The feedback lines prevent SET (or RESET) operations when it is already in SET (or RESET) state.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong The J-K Flip-flop Create a T Flip-flop with a J-K Flip-flop. Connect the input and its complement to J and K respectively.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong The J-K Flip-flop Create a D Flip-flop with a J-K Flip-flop. Connect both J to D and K to complemented D.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong The J-K Flip-flop When the pulse (spike) from the Pulse Transition Detector is not short enough, the J-K flip-flop will encounter the same invalid- state problem as basic S-R latches.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong The J-K Flip-flop Another type of J-K flip-flop is called Master-Slave J-K Flip- flop, or pulse-triggered Flip-flop. In the example below, inputs are latched into the master S-R latch at the rising edge of the clock, and propagate into the slave latch at the trailing edge. Symbol of master-slave FF

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong The J-K Flip-flop Table on the right shows the operation of the pulse-triggered J-K FF.  The timing diagram shows an example of negative pulse triggered J-K FF. 

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong TE: Test Enable TI: Test Input Flip-flop Applications – the scan Flip-Flop Scan FF is a very useful type of FF in modern IC design.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Flip-flop Applications – the scan Flip-Flop The scan flip-flips in a chip forms a chain. When TE is enabled, pre-defined test inputs may be injected into the chain through TI input, becoming the initial state of these FF.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Flip-flop Applications – the scan Flip-Flop TE is disabled after all FFs have been loaded, and then the FFs operate as normal D FFs. The states of the D FFs may be retrieved later through the TO output by asserting TE again.

Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Homework 1. Determine the Q output in Figure 1. Assume that Q is initially LOW. 2. Show the Q output of flip-flop B in Figure 2 in proper relation to the clock. Assume the flip-flops are initially RESET.