Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.

Slides:



Advertisements
Similar presentations
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Electrical and Computer Engineering MIDI Note Number Display UGA Presentation and Demo ECE 353 Lab B.
Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Stop Watch Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
DE1 FPGA board and Quartus
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Fibre Channel Video Controller Project Description Kapshitz Tsachy Grinkrug Michael.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
USB host for web camera connection
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part B Dual-semester project
Final presentation – part B Olga Liberman and Yoav Shvartz Advisor: Moshe Porian April 2013 S YMBOL G ENERATOR 2 semester project.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
ECE Department: University of Massachusetts, Amherst Using Altera CAD tools for NIOS Development.
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.
GBT Interface Card for a Linux Computer Carson Teale 1.
SOC Consortium Course Material ASIC Logic Speaker: Lung-Hao Chang 張龍豪 Advisor: Prof. Andy Wu 吳安宇教授 May 21, 2003 National Taiwan University Adopted from.
Presented by : Olga Liberman & Yoav Shvartz Supervisor : Moshe Porian
Picture to be sent (640x480) Displayed Picture (800x600) HOST VGA DE2 Board.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part A Dual-semester project
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part B Dual-semester project
NIOS II Ethernet Communication Final Presentation
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
REGISTER MANAGEMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 24/11/2011, winter semester 2011 Duration: One semester.
I2C Master Core Simulation Environment. I2C Master Core Requirements Coverage (*) Requirement I2C IP RS-906: The I2C IP shall define the period of time,
LZRW3 Data Compression Core Dual semester project April 2013 Project part A final presentation Shahar Zuta Netanel Yamin Advisor: Moshe porian.
Project Characterization Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided by – Porian.
LZRW3 Data Compression Core Project part B final presentation Shahar Zuta Netanel Yamin Advisor: Moshe porian December 2013.
Programmable Logic Training Course HDL Editor
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
FPGA Calculator Core Final Presentation Chen Zukerman Liran Moskovitch Advisor : Moshe Porian Duration: semesterial December 2012.
Project Final Semester A Presentation Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided.
FPGA Calculator Core Mid Presentation Chen Zukerman Liran Moskovitch Advisor : Moshe Porian Duration: semesterial November 2011.
Flush UART RX MP Dec RAM 1 SDRAM Controller WBS WBM – Wishbone Master WBS – Wishbone Slave Mem Ctrl Wr Mem Ctrl Rd SDRAM Arbiter WBS RAM 2 MP Enc UART.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Characterization presentation Dual-semester project.
REGISTER MANAGMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 29/1/2012 winter semester 2011 Duration: One semester Middle.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Middle presentation Dual-semester project
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Presented on: Project initiation: NOV 2014.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
(*) Design (VHDL) (*) Verification (System Verilog) Presented by: Omer Shaked Beeri Schreiber The SPI Project
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S MID PRESENTATION.
Mid presentation Part A Project Netanel Yamin & by: Shahar Zuta Moshe porian Advisor: Dual semester project November 2012.
Lecture 5B Block Diagrams HASH Example.
Encryption / Decryption on FPGA Final Presentation Written by: Daniel Farcovich ID Saar Vigodskey ID Advisor: Mony Orbach Summer.
Teaching Digital Logic courses with Altera Technology
CDA 4253 FPGA System Design Final Project Hao Zheng Comp Sci & Eng U of South Florida 1.
Mini scope one semester project Project final Presentation Svetlana Gnatyshchak Lior Haiby Advisor: Moshe Porian Febuary 2014.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S CHARACTERIZATION.
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
Encryption / Decryption on FPGA Midterm Presentation Written by: Daniel Farcovich ID Saar Vigodskey ID Advisor: Mony Orbach Summer.
Internal Logic Analyzer Middle presentation-part A By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Lab 1: Using NIOS II processor for code execution on FPGA
RTL Design Methodology
Remote System Update Example Design for Cyclone IV GX Transceiver Starter Board April 23rd, 2015 (Rev 1.0)
Presentation transcript:

Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo in Lab

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Motivation How can we make the connection? Software - Pre determined - Static - Constantly updated - Dynamic Hardware Non Volatile memory

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Motivation Hardware operates by configuration written in the registers registers Hardware System FPGA setting using FLASH system Software Host FLASH memory Software writes up to date configuration in the FLASH memory FPGA setting using FLASH system does the connection

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo TOP Architecture

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Project Goals Creating Clients configured by registers that shall be updated using data stored in FLASH. Implementing a data structure that will be used for data storage in FLASH and for data transmission to clients. Setting an option for a host to read data from FLASH and write new data to it. Implementing strong debugging capabilities including a useful GUI

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Technical Demands Hardware is VHDL Implemented and burned on Altera Cyclone II FPGA on DE2 development board FLASH memory is spansion S29AL032D - 4MB also on DE2 development board FPGA – Host communication via UART protocol Internal communication via Wishbone protocol Software GUI is MATLAB implemented

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Message Pack Structure Start Of Frame 0x3C – 1 byte Type – Which Client – 1 byte Length of data bytes – 1 byte Address in FLASH memory or register number – 3 bytes Data – min burst 1 byte - max burst 256 bytes Cyclic Redundancy Check (CRC) End Of Frame 0xA5 Type Length Address Data EOF SOF CRC Length

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Write Transaction

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Read Transaction

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Micro Architecture Quick Reminder: RX path TX path Wishbone units Wait Client Leds Client Clock and Reset Detailed understanding: Display Client

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo RX path Address Data EOF SOF CRC Type Length SOF Type Length Address Data CRC EOF Address Type Length

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo TX path Address Data EOF SOF CRC Type Length Address Data Type Length Data Type Address Length Type Address Length CRC SOF EOF Data

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Wishbone communication

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Wishbone master and slave

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Wait Client

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo LEDS Client Technical Demands: Control 4 leds on DE2 board: -on/off -Blinking frequency Operates on a 100 MHz clock Inputs: Wishbone interface to configure registers Outputs: 4 led_active signals Generics: - clk_freq_g - timer_freq_g - active_state_polarity_g

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo LEDS Client

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Clock and Reset

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Display client Technical Demands: VESA protocol Operates on a 65 MHz clock Produces 3 kinds of pictures: lines, columns, damka squares control frame ROI and shape width and color Supports any kind of Resolution and timing by Generics Inputs: Wishbone interface to configure registers Outputs: RGB, hsync, vsync, blank Our Configuration

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Display client 65 MHz100 MHz Integrated from RunLen project

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Display client Integrated from RunLen project Enable Lines Line ROI Line width RGB start val Enable Lines Line ROI RGB start val RGB Line color diff Line width

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Display client We Want Our Frames like These: And NOT like these: How do we keep Synchronization when registers Are updated?

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Synthetic Data Provider

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Waveform Wishbone transactions configures registers Register Valid is ‘0’ while registers are updated VESA generator requests data for a new frame Valid Data is supplied after 1 cycle

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Testability

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Test Plan Write Transactions Read Transactions Correct Functionality of Clients System boundaries System Generics

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Test Environment DUT

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Example: Generating the correct Frame -Generate a Text File with a write Transaction to Display Client - Run Simulation - Analyze the results Wrong! Correct - Fix Bugs if necessary -Run and Analyze again DUT

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo GUI Build the Transition Register Description Packet Window Text files control Change/Remove CRC, SOF, EOF RX and TX debug window Messages for user window

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo GUI and Simulations

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Synthesis Results

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Timing Results

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Debugging the hardware Problem: First programming on FPGA…nothing happens Source: The reset button on the DE2 board is active low while our generic for reset is active high Solution: Change the reset_activity_polarity_g generic to ‘0’. Conclusion: The ‘Programming indication led’ is found useful.

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Debugging the hardware Problem: Writes effect only register address 0. Source: A FF was not implemented by synthesis because ‘clk’ signal was not mentioned in a process sensitivity list Solution: Using signaltap found a bug at the address advancer (inside clients registers) Conclusion: When a problem occurs at the hardware but not on simulation, take a look at Quartus warnings and compilation report

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Debugging the hardware Problem: No Display Source: Forgot to allocate one pin in the pin allocation script Solution: Using signaltap found hardware is OK. Pin allocation script was repaired Conclusion: Double check the pin allocation script

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo What have we learned so far? Planning and Specifying a Project Writing reusable generic code Protocols: UART, Wishbone, VESA Integration of many components Verify logic correctness using waveforms, text files, BMP files and scripts Testing our hardware using GUI and debug with signaltap Documentation of the work done Code Review and running a project diary are useful tools

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo Schedule To do…Due DateNum. CCB specificationdone1 Implement CCB Test CCB in lab FLASH control specification Implement FLASH control Full system simulation and debug Extend GUI capabilities Final debug in lab Final Presentation28.129

Introduction Top Architecture Micro Architecture Testability GUI Conclusions Schedule Demo