© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Tools and Methods to Assist Analog IC Designers Nuno Horta, PhD Head of Integrated.

Slides:

Advertisements

Similar presentations

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

Advertisements

University of Minho School of Engineering Institute for Polymer and Composites Uma Escola a Reinventar o Futuro – Semana da Escola de Engenharia - 24 a.

Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.

© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.

© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Automatic Analog Integrated Circuits Layout Generator 9 th Annual “HUMIES” Awards.

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.

Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.

© 2005, it - instituto de telecomunicações. Todos os direitos reservados. GENOM-POF: Multi-Objective Evolutionary Synthesis of Analog ICs with Corners.

Evolutionary Synthesis of MEMS Design Ningning Zhou, Alice Agogino, Bo Zhu, Kris Pister*, Raffi Kamalian Department of Mechanical Engineering, *Department.

Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.

The Design Process Outline Goal Reading Design Domain Design Flow

1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.

Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.

An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.

ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.

Fuzzy Evolutionary Algorithm for VLSI Placement Sadiq M. SaitHabib YoussefJunaid A. Khan Department of Computer Engineering King Fahd University of Petroleum.

1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.

Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)

Optimal Arrangement of Ceiling Cameras for Home Service Robots Using Genetic Algorithms Stefanos Nikolaidis*, ** and Tamio Arai** *R&D Division, Square.

An Integrated Physical-Electrical Design Verification Flow

Placement by Simulated Annealing. Simulated Annealing  Simulates annealing process for placement  Initial placement −Random positions  Perturb by block.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Global Routing.

1 Rapid Estimation of Power Consumption for Hybrid FPGAs Chun Hok Ho 1, Philip Leong 2, Wayne Luk 1, Steve Wilton 3 1 Department of Computing, Imperial.

Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.

March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,

An Efficient Placement Strategy for Metaheuristics based Layout Optimization by Abdul-Rahim Ahmad Otman Basir Systems Design Engineering, University of.

1 EMT 251/4 INTRODUCTION TO IC DESIGN Mr. Muhammad Imran bin Ahmad Profesor N.S. Murthy.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

COE 405 Design and Modeling of Digital Systems

ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.

Evolving Virtual Creatures & Evolving 3D Morphology and Behavior by Competition Papers by Karl Sims Presented by Sarah Waziruddin.

MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Deterministic Approaches to Analog Performance Space Exploration (PSE) D. Mueller, G. Stehr, H. Graeb, U. Schlichtmann Institute of Electronic Design.

Statistical Transistor-Level Methodology for CMOS Circuit Analysis and Optimization Zuying Luo and Farid N. Najm.

CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.

Kanpur Genetic Algorithms Laboratory IIT Kanpur 25, July 2006 (11:00 AM) Multi-Objective Dynamic Optimization using Evolutionary Algorithms by Udaya Bhaskara.

DIVERSITY PRESERVING EVOLUTIONARY MULTI-OBJECTIVE SEARCH Brian Piper1, Hana Chmielewski2, Ranji Ranjithan1,2 1Operations Research 2Civil Engineering.

Michel Vasilevski Hassan Aboushady, Marie-Minerve Louërat

SJTU 2006 SPADE Introduction Ma Diming

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,

Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,

Intelligent controller design based on gain and phase margin specifications Daniel Czarkowski  and Tom O’Mahony* Advanced Control Group, Department of.

2/29/20121 Optimizing LCLS2 taper profile with genetic algorithms: preliminary results X. Huang, J. Wu, T. Raubenhaimer, Y. Jiao, S. Spampinati, A. Mandlekar,

Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.

Written by Changhyun, SON Chapter 5. Introduction to Design Optimization - 1 PART II Design Optimization.

Population Based Optimization for Variable Operating Points Alan L. Jennings & Ra úl Ordóñez, ajennings1ajennings1,

1 Circuitscape Capstone Presentation Team Circuitscape Katie Rankin Mike Schulte Carl Reniker Sean Collins.

LAYOUT DESIGN RULES EMT251.

Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong (Steven) Deng & Wojciech P. Maly

Written by Whitney J. Wadlow

Hirophysics.com The Genetic Algorithm vs. Simulated Annealing Charles Barnes PHY 327.

Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.

1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.

ZEIT4700 – S1, 2016 Mathematical Modeling and Optimization School of Engineering and Information Technology.

Automatic Analog Integrated Circuits Layout Generator

ASIC Design Methodology

Written by Whitney J. Wadlow

Challenges in Nanoelectronics: Process Variability

HIGH LEVEL SYNTHESIS.

EE382M VLSI 1 LAB 1 DEMO FALL 2018.

Presentation transcript:

© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Tools and Methods to Assist Analog IC Designers Nuno Horta, PhD Head of Integrated Circuits Group Instituto de Telecomunicações Analog IC Design Automation

2 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Conclusions January 6, :36 PM

3 MOTIVATION ANALOG IC Design and CAD tools Are available to handle typical design flows Cadence and HSPICE are Schematic and simulation oriented Designers need to apply their expertise for simulation and resizing which is largely crafted by hand Assisted simulation and resizing is considered the most time consuming process Lack of commercial DA tools at both circuit and layout–level synthesis January 6, :36 PM

4 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Conclusions January 6, :36 PM

5 ANALOG IC DA: OVERVIEW (CIRCUIT-LEVEL SYNTHESIS) Tools and Methods Evolution January 6, :36 PM

6 ANALOG IC DA: OVERVIEW (LAYOUT-LEVEL SYNTHESIS) Tools and Methods Evolution January 6, :36 PM

7 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Conclusions January 6, :36 PM

8 CASE STUDIES AIDA – Analog IC Design Automation Environment (1 of 3) AIDA results from the integration of GENOM-POF and LAYGEN-II GENOM-POF: Circuit-Level Synthesis Multi-objective Multi-constraint Optimization-based Approach Robust design: Corners validation and Electrical Simulation LAYGEN II: Layout-Level Generation Template-based Approach DRC proved fully automated layout generation January 6, :36 PM

9 CASE STUDIES AIDA – Analog IC Design Automation Environment (2 of 3) LEVEL of AUTOMATION from circuit to layout DOMAIN and PROBLEM COMPLEXITY circuit synthesis and layout generation optimization problem complexity (CL) – modified NSGA-II Kernel circuit complexity (CL) – SVM models to prune search space optimization problem complexity (LL) – Hierarchical Template Descrip. circuit complexity (LL) – built-in DRC evaluation engine January 6, :36 PM

10 CASE STUDIES AIDA – Analog IC Design Automation Environment (3 of 3) SOLUTION ROBUSTNESS account to extreme variations (CL) - corners validation parametric module generator (LL) multi-objective multi-constraint optimization kernels (CL, LL) DESIGNER INTERFACE file level (CL) GUI in Java TM (LL) DEGREE of INTEGRATION with Ctools standard Spice like netlists as entry standard GDSII file as output January 6, :36 PM

11 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Conclusions January 6, :36 PM

12 CS1: Circuit-Level Synthesis - GENOM-POF (1 of 3) Design Specs INPUT to CL Synthesis circuit and testbench description search space definition optimization variable ranges optimization problem definition performance constraints functional constraints objectives single-ended folded cascode amplifier circuit testbench January 6, :36 PM

13 CS1: Circuit-Level Synthesis - GENOM-POF (2 of 3) Multi-Objective Evolutionary Optimization Kernel Optimization Kernel Modified NSGA-II Phase 1: Typical Optimization Phase 2: Corners Optimization POF (Pareto Optimal Front) Each POF point is a optimal sized circuit (Time [s] = 227 (226 sim)!!) Phase 1 Phase 2 January 6, :36 PM

14 CS1: Circuit-Level Synthesis - GENOM-POF (3 of 3) Tracking Optimization Process Convergence Measures POF area number of POF elements NSGA-II Parameters Population size Crossover Mutation January 6, :36 PM

15 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Conclusions January 6, :36 PM

16 CS2: Layout-Level Synthesis - LAYGEN II Design Specs INPUT to LL Synthesis Template description Device Type Relative Placement Device sizes Technology Design Kit (UMC130nm) Design Rules Parametric Module Generator Diff-amp with a current mirror load Template view January 6, :36 PM

17 CS2: Layout-Level Synthesis - LAYGEN II PLACER Placer Instantiation - Packing (Phase 1) Device Sizes Module Generator for the target Technology Technology Design Kit January 6, :36 PM

18 CS2: Layout-Level Synthesis - LAYGEN II PLACER Placer Packing (Phase2) Biasing Abutment Overlapped connection between two cells. Saves space, reduces wiring length, possible parasitics reduction. January 6, :36 PM

19 CS2: Layout-Level Synthesis - LAYGEN II PLACER Placer Packing (Phase3) Minimum distances Guard ring Enhanced Immunity against latchup Minimum convex polygon January 6, :36 PM

20 CS2: Layout-Level Synthesis - LAYGEN II Router Initialization Template (connectivity, symmetry and sensitivity constraints) Optimization (NSGA II Kernel) Built in checkers ( DRC – Design Rule Checker; SCC – Short Circuit Checker; ERC – Electric Rule Checker ) Phase 1: Global Solution (faster) Phase 2: Detailed Solution (accurate) January 6, :36 PM

21 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Case Studies Conclusions January 6, :36 PM

22 CS: LAYGEN II Case Study I: Hierarchical Layout Generation fully-dynamic comparator [Goes et al, 2011] Hierarchical Template Description device sizes PLACER January 6, :36 PM

23 CS: LAYGEN II Case Study I: Hierarchical Layout Generation PLACER ROUTER fully-dynamic comparator [Goes et al, 2011] handmade layout [Goes et al, 2011] January 6, :36 PM

24 CS: LAYGEN II Case Study I: Hierarchical Layout Generation fully-dynamic comparator [Goes et al, 2011] DRC and LVS with CALIBRE® Comparator Simulation Schematic (Red) Handmade (Black) LAYGEN II (Green) January 6, :36 PM

25 CS: GENOM-POF and LAYGEN II Design 1 Design 2 Design 3 single-ended folded cascode amplifier Design 1 Design 2 Design 3 January 6, :36 PM Case Study II: From Circuit-Level Specs to GDSII Description

26 CS: GENOM-POF and LAYGEN II Case Study II: From Circuit-Level Specs to GDSII Description Design 1 Design 2 Design 3 Design 1Design 2Design 3 single-ended folded cascode amplifier January 6, :36 PM

27 OUTLINE Motivation Analog IC DA: Overview ICG DA Tools and Methods: Circuit-Level Synthesis: GENOM-POF (N. Lourenço, N. Horta) Layout-Level Synthesis: LAYGEN II (R. Martins, N. Lourenço, N. Horta) Conclusions January 6, :36 PM

28 AIDA, based on GENOM-POF and LAYGEN II, achieves competitive results with existing SOA solutions in the area of Analog IC Design Circuit-Level Multi-objective multi-constrained optimization based on modified NSGA-II optimization kernel High accuracy by implementing an optimization based approach using an electrical simulation as the evaluation engine Robust solution by considering Corners Layout-Level Fast prototyping based on a template based approach and on built- in DRC, SCC, ERC modules. Robust solution by including simultaneously multi-objective optimization together with final validation with CALIBRE® DRC a main reference in the ICs design intended for fabrication. Future work, mainly, moving to system-level synthesis and deep nanometer technologies. CONCLUSIONS January 6, :36 PM

29 END January 6, :36 PM

30 MOTIVATION  Electronic Design Automation  Constraints (**) “Exponential Trends in the IC Industries” - Scotten Jones (*)(*) (**) The Moore's Law New Challenges January 6, :36 PM

31 ANALOG IC DA: OVERVIEW (CIRCUIT-LEVEL SYNTHESIS) Knowledge-BasedvsOptimization-Based Pros and Cons (+) short execution time (-) difficult to scale (-) design plan too complex (-) low accuracy Pros and Cons (+) high accuracy, scalable, no need for design plan (-) time consumption January 6, :36 PM

32 ANALOG IC DA: OVERVIEW (LAYOUT-LEVEL SYNTHESIS) Optimization-Based, Template-Based and Procedural Approaches January 6, :36 PM